6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-21 02:24:22 +00:00
Code Issues Projects Releases Wiki Activity

SimplifyCFG: Use parallel-and and parallel-or mode to consolidate branch conditions

Browse Source 
Merge consecutive if-regions if they contain identical statements.
Both transformations reduce number of branches.  The transformation
is guarded by a target-hook, and is currently enabled only for +R600,
but the correctness has been tested on X86 target using a variety of
CPU benchmarks.

Patch by: Mei Ye

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@187278 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tom Stellard
2013-07-27 00:01:07 +00:00
parent 018696db45
commit 57e6b2d1f3
17 changed files with 628 additions and 39 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
lib/CodeGen/BasicTargetTransformInfo.cpp
View File

@ -65,6 +65,8 @@ public:
return this;
}
virtual bool hasBranchDivergence() const;
/// \name Scalar TTI Implementations
/// @{
@ -124,6 +126,7 @@ llvm::createBasicTargetTransformInfoPass(const TargetMachine *TM) {
return new BasicTTI(TM);
}
bool BasicTTI::hasBranchDivergence() const { return false; }
bool BasicTTI::isLegalAddImmediate(int64_t imm) const {
return getTLI()->isLegalAddImmediate(imm);