mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-05 13:26:55 +00:00
Add support for MOVBE and RDRAND instructions for the assembler and disassembler. Includes feature flag checking, but no instrinsic support. Fixes PR10832, PR11026 and PR11027.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141007 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -96,6 +96,10 @@ def FeatureVectorUAMem : SubtargetFeature<"vector-unaligned-mem",
|
||||
"Allow unaligned memory operands on vector/SIMD instructions">;
|
||||
def FeatureAES : SubtargetFeature<"aes", "HasAES", "true",
|
||||
"Enable AES instructions">;
|
||||
def FeatureMOVBE : SubtargetFeature<"movbe", "HasMOVBE", "true",
|
||||
"Support MOVBE instruction">;
|
||||
def FeatureRDRAND : SubtargetFeature<"rdrand", "HasRDRAND", "true",
|
||||
"Support RDRAND instruction">;
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// X86 processors supported.
|
||||
|
Reference in New Issue
Block a user