6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-05 13:26:55 +00:00
Code Issues Projects Releases Wiki Activity

Add assembly parsing support for "msr" and also fix its encoding. Also add

Browse Source 
testcases for the disassembler to make sure it still works for "msr".



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125948 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bruno Cardoso Lopes
2011-02-18 19:45:59 +00:00
parent 6309b3e9be
commit 584bf7bb03
11 changed files with 237 additions and 48 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/ARM/ARMInstrFormats.td
View File

@@ -161,6 +161,12 @@ def ProcIFlagsOperand : AsmOperandClass {
let ParserMethod = "tryParseProcIFlagsOperand";
}
def MSRMaskOperand : AsmOperandClass {
let Name = "MSRMask";
let SuperClasses = [];
let ParserMethod = "tryParseMSRMaskOperand";
}
// ARM imod and iflag operands, used only by the CPS instruction.
def imod_op : Operand<i32> {
let PrintMethod = "printCPSIMod";
@@ -205,6 +211,7 @@ def cps_opt : Operand<i32> {
def msr_mask : Operand<i32> {
let PrintMethod = "printMSRMaskOperand";
let ParserMatchClass = MSRMaskOperand;
}
// A8.6.117, A8.6.118. Different instructions are generated for #0 and #-0.