6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-21 06:30:16 +00:00
Code Issues Projects Releases Wiki Activity

SubRegIndex'ize MSP430

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104513 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2010-05-24 17:42:55 +00:00
parent 7bb31e3187
commit 59f7199e16
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/MSP430/MSP430RegisterInfo.td
View File

@ -65,7 +65,10 @@ def : SubRegSet<1, [PCW, SPW, SRW, CGW, FPW,
[PCB, SPB, SRB, CGB, FPB,
R5B, R6B, R7B, R8B, R9B, R10B, R11B, R12B, R13B, R14B, R15B]>;
def subreg_8bit : PatLeaf<(i32 1)>;
def subreg_8bit : SubRegIndex {
let NumberHack = 1;
let Namespace = "MSP430";
}
def GR8 : RegisterClass<"MSP430", [i8], 8,
// Volatile registers