6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-02 02:55:35 +00:00
Code Issues Projects Releases Wiki Activity

Fix comments.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144490 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chad Rosier 2011-11-13 04:25:02 +00:00
parent b29b950bf2
commit 5be833de76
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/ARM/ARMFastISel.cpp
View File

@ -874,7 +874,7 @@ void ARMFastISel::ARMSimplifyAddress(Address &Addr, EVT VT, bool useAM3) {
// Integer loads/stores handle 12-bit offsets.
needsLowering = ((Addr.Offset & 0xfff) != Addr.Offset);
else
// ARM halfword and signed byte load/stores use +/-imm8 offsets.
// ARM halfword load/stores and signed byte loads use +/-imm8 offsets.
// FIXME: Negative offsets require special handling.
needsLowering = (Addr.Offset > 255 || Addr.Offset < 0);
break;
@ -932,7 +932,7 @@ void ARMFastISel::AddLoadStoreOperands(EVT VT, Address &Addr,
// Now add the rest of the operands.
MIB.addFrameIndex(FI);
// ARM halfword and signed byte load/stores need an additional operand.
// ARM halfword load/stores and signed byte loads need an additional operand.
if (useAM3) MIB.addReg(0);
MIB.addImm(Addr.Offset);
@ -941,7 +941,7 @@ void ARMFastISel::AddLoadStoreOperands(EVT VT, Address &Addr,
// Now add the rest of the operands.
MIB.addReg(Addr.Base.Reg);
// ARM halfword and signed byte load/stores need an additional operand.
// ARM halfword load/stores and signed byte loads need an additional operand.
if (useAM3) MIB.addReg(0);
MIB.addImm(Addr.Offset);