6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 04:30:12 +00:00
Code Issues Projects Releases Wiki Activity

[SparcV9] Use correct register class (I64RegClass) to hold the address of _GLOBAL_OFFSET_TABLE_ in sparcv9.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@200368 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Venkatraman Govindaraju 2014-01-29 03:35:08 +00:00
parent 916d3120b3
commit 5c1983b99f
3 changed files with 42 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/Sparc/SparcInstrInfo.cpp
View File

@ -431,8 +431,9 @@ unsigned SparcInstrInfo::getGlobalBaseReg(MachineFunction *MF) const
MachineBasicBlock::iterator MBBI = FirstMBB.begin();
MachineRegisterInfo &RegInfo = MF->getRegInfo();
GlobalBaseReg = RegInfo.createVirtualRegister(&SP::IntRegsRegClass);
const TargetRegisterClass *PtrRC =
Subtarget.is64Bit() ? &SP::I64RegsRegClass : &SP::IntRegsRegClass;
GlobalBaseReg = RegInfo.createVirtualRegister(PtrRC);
DebugLoc dl;

2
lib/Target/Sparc/SparcInstrInfo.td
View File

@ -180,7 +180,7 @@ def tlscall : SDNode<"SPISD::TLS_CALL", SDT_SPCall,
[SDNPHasChain, SDNPOptInGlue, SDNPOutGlue,
SDNPVariadic]>;
def getPCX : Operand<i32> {
def getPCX : Operand<iPTR> {
let PrintMethod = "printGetPCX";
}

40
test/CodeGen/SPARC/2009-08-28-PIC.ll
View File

@ -1,9 +1,45 @@
; RUN: llc -march=sparc --relocation-model=pic < %s | grep _GLOBAL_OFFSET_TABLE_
; RUN: llc -march=sparc --relocation-model=pic < %s | FileCheck %s --check-prefix=V8
; RUN: llc -march=sparcv9 --relocation-model=pic < %s | FileCheck %s --check-prefix=V9
; RUN: llc -march=sparc --relocation-model=pic < %s -O0 | FileCheck %s --check-prefix=V8UNOPT
; RUN: llc -march=sparcv9 --relocation-model=pic < %s -O0 | FileCheck %s --check-prefix=V9UNOPT
; V8-LABEL: func
; V8: _GLOBAL_OFFSET_TABLE_
; V9-LABEL: func
; V9: _GLOBAL_OFFSET_TABLE_
@foo = global i32 0 ; <i32*> [#uses=1]
define i32 @func() nounwind readonly {
define i32 @func(i32 %a) nounwind readonly {
entry:
%0 = load i32* @foo, align 4 ; <i32> [#uses=1]
ret i32 %0
}
; V8UNOPT-LABEL: test_spill
; V8UNOPT: sethi %hi(_GLOBAL_OFFSET_TABLE_+{{.+}}), [[R:%[goli][0-7]]]
; V8UNOPT: or [[R]], %lo(_GLOBAL_OFFSET_TABLE_+{{.+}}), [[R]]
; V8UNOPT: add [[R]], %o7, [[R]]
; V8UNOPT: st [[R]], [%fp+{{.+}}]
; V9UNOPT-LABEL: test_spill
; V9UNOPT: sethi %hi(_GLOBAL_OFFSET_TABLE_+{{.+}}), [[R:%[goli][0-7]]]
; V9UNOPT: or [[R]], %lo(_GLOBAL_OFFSET_TABLE_+{{.+}}), [[R]]
; V9UNOPT: add [[R]], %o7, [[R]]
; V9UNOPT: stx [[R]], [%fp+{{.+}}]
define i32 @test_spill(i32 %a, i32 %b) {
entry:
%cmp = icmp eq i32 %b, 0
br i1 %cmp, label %if.then, label %if.end
if.then:
%ret = load i32* @foo, align 4
ret i32 %ret
if.end:
%add = add nsw i32 %b, %a
ret i32 %add
}