mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-04-12 07:37:34 +00:00
Junk unused vector register classes.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26910 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
863bf5afb0
commit
5c791c8ba4
@ -139,31 +139,6 @@ def RST : RegisterClass<"X86", [f64], 32,
|
||||
}];
|
||||
}
|
||||
|
||||
// Vector integer registers: V8I8, the 8 x i8 class, V4I16, the 4 x i16 class,
|
||||
// V2I32, the 2 x i32 class, V16I8, the 16 x i8 class, V8I16, the 8 x i16 class,
|
||||
// V4I32, the 4 x i32 class, and V2I64, the 2 x i64 class.
|
||||
def V8I8 : RegisterClass<"X86", [v8i8], 64,
|
||||
[MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7]>;
|
||||
def V4I16 : RegisterClass<"X86", [v4i16], 64,
|
||||
[MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7]>;
|
||||
def V2I32 : RegisterClass<"X86", [v2i32], 64,
|
||||
[MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7]>;
|
||||
def V16I8 : RegisterClass<"X86", [v16i8], 128,
|
||||
[XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7]>;
|
||||
def V8I16 : RegisterClass<"X86", [v8i16], 128,
|
||||
[XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7]>;
|
||||
def V4I32 : RegisterClass<"X86", [v4i32], 128,
|
||||
[XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7]>;
|
||||
def V2I64 : RegisterClass<"X86", [v2i64], 128,
|
||||
[XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7]>;
|
||||
|
||||
// Vector floating point registers: V4F4, the 4 x f32 class, and V2F8,
|
||||
// the 2 x f64 class.
|
||||
def V4F32 : RegisterClass<"X86", [v4f32], 128,
|
||||
[XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7]>;
|
||||
def V2F64 : RegisterClass<"X86", [v2f64], 128,
|
||||
[XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7]>;
|
||||
|
||||
// Generic vector registers: VR64 and VR128.
|
||||
def VR64 : RegisterClass<"X86", [v8i8, v4i16, v2i32], 64,
|
||||
[MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7]>;
|
||||
|
Loading…
x
Reference in New Issue
Block a user