6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-01 01:30:36 +00:00
Code Issues Projects Releases Wiki Activity

Make sure operand does have size and element type operands.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@30999 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2006-10-17 17:06:35 +00:00
parent 0d479ecbb1
commit 5d04a1af4f
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/CodeGen/SelectionDAG/DAGCombiner.cpp
View File

@ -3114,7 +3114,8 @@ SDOperand DAGCombiner::visitVVECTOR_SHUFFLE(SDNode *N) {
// look though conversions that change things like v4f32 to v2f64. // look though conversions that change things like v4f32 to v2f64.
if (V->getOpcode() == ISD::VBIT_CONVERT) { if (V->getOpcode() == ISD::VBIT_CONVERT) {
SDOperand ConvInput = V->getOperand(0); SDOperand ConvInput = V->getOperand(0);
if (NumElts == if (ConvInput.getValueType() == MVT::Vector &&
NumElts ==
ConvInput.getConstantOperandVal(ConvInput.getNumOperands()-2)) ConvInput.getConstantOperandVal(ConvInput.getNumOperands()-2))
V = ConvInput.Val; V = ConvInput.Val;
} }