6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

Fix intel syntax for 64-bit version of FXSAVE/FXRSTOR to use '64' suffix instead of 'q'

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@199474 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Craig Topper 2014-01-17 07:25:39 +00:00
parent 4b42f26ab5
commit 5d59bb44ee
2 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86InstrFPStack.td
View File

@ -622,12 +622,12 @@ def FCOMPP : I<0xD9, RawFrm, (outs), (ins), "fcompp", [], IIC_FCOMPP>, DE;
def FXSAVE : I<0xAE, MRM0m, (outs opaque512mem:$dst), (ins),
"fxsave\t$dst", [], IIC_FXSAVE>, TB;
def FXSAVE64 : I<0xAE, MRM0m, (outs opaque512mem:$dst), (ins),
"fxsaveq\t$dst", [], IIC_FXSAVE>, TB, REX_W,
"fxsave{q|64}\t$dst", [], IIC_FXSAVE>, TB, REX_W,
Requires<[In64BitMode]>;
def FXRSTOR : I<0xAE, MRM1m, (outs), (ins opaque512mem:$src),
"fxrstor\t$src", [], IIC_FXRSTOR>, TB;
def FXRSTOR64 : I<0xAE, MRM1m, (outs), (ins opaque512mem:$src),
"fxrstorq\t$src", [], IIC_FXRSTOR>, TB, REX_W,
"fxrstor{q|64}\t$src", [], IIC_FXRSTOR>, TB, REX_W,
Requires<[In64BitMode]>;
} // SchedRW

6
test/MC/X86/intel-syntax.s
View File

@ -584,3 +584,9 @@ fsub ST(1)
fsubr ST(1)
fdiv ST(1)
fdivr ST(1)
// CHECK: fxsaveq (%rax)
// CHECK: fxrstorq (%rax)
fxsave64 [rax]
fxrstor64 [rax]