6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

convert testcases to filecheck.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@82759 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2009-09-25 06:49:41 +00:00
parent d9485ddfdd
commit 5d7c79d9c6
2 changed files with 66 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
test/CodeGen/X86/xor-undef.ll
View File

@ -1,11 +0,0 @@
; RUN: llc < %s -march=x86 -mattr=+sse2 | grep xor | count 2
define <4 x i32> @t1() {
%tmp = xor <4 x i32> undef, undef
ret <4 x i32> %tmp
}
define i32 @t2() {
%tmp = xor i32 undef, undef
ret i32 %tmp
}

73
test/CodeGen/X86/xor_not.ll → test/CodeGen/X86/xor.ll
View File

@ -1,14 +1,48 @@
; RUN: llc < %s -march=x86 | grep {not\[lwb\]} | count 4
; RUN: llc < %s -march=x86-64 | grep {not\[lwb\]} | count 4
define i32 @test(i32 %a, i32 %b) nounwind {
; RUN: llc < %s -march=x86 -mattr=+sse2 | FileCheck %s -check-prefix=X32
; RUN: llc < %s -march=x86-64 | FileCheck %s -check-prefix=X64
; Though it is undefined, we want xor undef,undef to produce zero.
define <4 x i32> @test1() nounwind {
%tmp = xor <4 x i32> undef, undef
ret <4 x i32> %tmp
; X32: test1:
; X32: xorps %xmm0, %xmm0
; X32: ret
}
; Though it is undefined, we want xor undef,undef to produce zero.
define i32 @test2() nounwind{
%tmp = xor i32 undef, undef
ret i32 %tmp
; X32: test2:
; X32: xorl %eax, %eax
; X32: ret
}
define i32 @test3(i32 %a, i32 %b) nounwind {
entry:
%tmp1not = xor i32 %b, -2
%tmp3 = and i32 %tmp1not, %a
%tmp4 = lshr i32 %tmp3, 1
ret i32 %tmp4
; X64: test3:
; X64: notl %esi
; X64: andl %edi, %esi
; X64: movl %esi, %eax
; X64: shrl %eax
; X64: ret
; X32: test3:
; X32: movl 8(%esp), %eax
; X32: notl %eax
; X32: andl 4(%esp), %eax
; X32: shrl %eax
; X32: ret
}
define i32 @sum32(i32 %a, i32 %b) nounwind {
define i32 @test4(i32 %a, i32 %b) nounwind {
entry:
br label %bb
bb:
@ -22,9 +56,16 @@ bb:
br i1 %tmp10, label %bb12, label %bb
bb12:
ret i32 %tmp3
; X64: test4:
; X64: notl %eax
; X64: andl {{.*%eax}}
; X32: test4:
; X32: notl %edx
; X32: andl {{.*%edx}}
}
define i16 @sum16(i16 %a, i16 %b) nounwind {
define i16 @test5(i16 %a, i16 %b) nounwind {
entry:
br label %bb
bb:
@ -38,9 +79,15 @@ bb:
br i1 %tmp10, label %bb12, label %bb
bb12:
ret i16 %tmp3
; X64: test5:
; X64: notw %ax
; X64: andw {{.*%ax}}
; X32: test5:
; X32: notw %dx
; X32: andw {{.*%dx}}
}
define i8 @sum8(i8 %a, i8 %b) nounwind {
define i8 @test6(i8 %a, i8 %b) nounwind {
entry:
br label %bb
bb:
@ -54,9 +101,15 @@ bb:
br i1 %tmp10, label %bb12, label %bb
bb12:
ret i8 %tmp3
; X64: test6:
; X64: notb %al
; X64: andb {{.*%al}}
; X32: test6:
; X32: notb %dl
; X32: andb {{.*%dl}}
}
define i32 @test2(i32 %a, i32 %b) nounwind {
define i32 @test7(i32 %a, i32 %b) nounwind {
entry:
br label %bb
bb:
@ -70,5 +123,11 @@ bb:
br i1 %tmp10, label %bb12, label %bb
bb12:
ret i32 %tmp3
; X64: test7:
; X64: xorl $2147483646, %eax
; X64: andl {{.*%eax}}
; X32: test7:
; X32: xorl $2147483646, %edx
; X32: andl {{.*%edx}}
}