6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 19:29:31 +00:00
Code Issues Projects Releases Wiki Activity

Cosmetic change, better reflects actual values

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24562 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman 2005-12-01 04:48:26 +00:00
parent db1cb2b3a1
commit 5dfc55c304
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/Target/PowerPC/PPCRegisterInfo.td
View File

@ -28,8 +28,8 @@ class GP8<GPR Alias> : PPCReg<Alias.Name> {
}
// SPR - One of the 32-bit special-purpose registers
class SPR<bits<5> num, string n> : PPCReg<n> {
field bits<5> Num = num;
class SPR<bits<10> num, string n> : PPCReg<n> {
field bits<10> Num = num;
}
// FPR - One of the 32 64-bit floating-point registers
@ -126,12 +126,11 @@ def CR4 : CR<4, "cr4">; def CR5 : CR<5, "cr5">;
def CR6 : CR<6, "cr6">; def CR7 : CR<7, "cr7">;
// Link register
// FIXME: encode actual spr numbers here
def LR : SPR<2, "lr">;
def LR : SPR<8, "lr">;
// Count register
def CTR : SPR<3, "ctr">;
def CTR : SPR<9, "ctr">;
// VRsave register
def VRSAVE: SPR<4, "VRsave">;
def VRSAVE: SPR<256, "VRsave">;
/// Register classes
// Allocate volatiles first