mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-19 19:29:31 +00:00
Finish moving uncond br over to .td file, remove from .cpp file.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24590 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1e48478557
commit
60a4ab2d5c
@ -873,6 +873,7 @@ SDOperand PPCDAGToDAGISel::Select(SDOperand Op) {
|
||||
|
||||
switch (N->getOpcode()) {
|
||||
default: break;
|
||||
case ISD::BasicBlock: return CodeGenMap[Op] = Op;
|
||||
case ISD::DYNAMIC_STACKALLOC: return SelectDYNAMIC_STACKALLOC(Op);
|
||||
case ISD::ADD_PARTS: return SelectADD_PARTS(Op);
|
||||
case ISD::SUB_PARTS: return SelectSUB_PARTS(Op);
|
||||
@ -1219,9 +1220,6 @@ SDOperand PPCDAGToDAGISel::Select(SDOperand Op) {
|
||||
// Finally, select this to a blr (return) instruction.
|
||||
return CurDAG->SelectNodeTo(N, PPC::BLR, MVT::Other, Chain);
|
||||
}
|
||||
case ISD::BR:
|
||||
return CurDAG->SelectNodeTo(N, PPC::B, MVT::Other, N->getOperand(1),
|
||||
Select(N->getOperand(0)));
|
||||
case ISD::BR_CC:
|
||||
case ISD::BRTWOWAY_CC: {
|
||||
SDOperand Chain = Select(N->getOperand(0));
|
||||
|
@ -190,7 +190,7 @@ let isTerminator = 1 in {
|
||||
let Defs = [LR] in
|
||||
def MovePCtoLR : Pseudo<(ops piclabel:$label), "bl $label", []>;
|
||||
|
||||
let isBranch = 1, isTerminator = 1 in {
|
||||
let isBranch = 1, isTerminator = 1, hasCtrlDep = 1 in {
|
||||
def COND_BRANCH : Pseudo<(ops CRRC:$crS, u16imm:$opc,
|
||||
target:$true, target:$false),
|
||||
"; COND_BRANCH", []>;
|
||||
|
Loading…
Reference in New Issue
Block a user