6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-15 06:29:05 +00:00
Code Issues Projects Releases Wiki Activity

[X86] Add disassembler support for the 0x0f 0x7f form of movq %mm, %mm.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@206447 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Craig Topper
2014-04-17 06:33:45 +00:00
parent 67283b8a5e
commit 61070beae0
2 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/X86/X86InstrMMX.td
View File

@@ -254,6 +254,11 @@ let neverHasSideEffects = 1 in
def MMX_MOVQ64rr : MMXI<0x6F, MRMSrcReg, (outs VR64:$dst), (ins VR64:$src), def MMX_MOVQ64rr : MMXI<0x6F, MRMSrcReg, (outs VR64:$dst), (ins VR64:$src),
"movq\t{$src, $dst|$dst, $src}", [], "movq\t{$src, $dst|$dst, $src}", [],
IIC_MMX_MOVQ_RR>; IIC_MMX_MOVQ_RR>;
let isCodeGenOnly = 1, ForceDisassemble = 1, hasSideEffects = 0 in {
def MMX_MOVQ64rr_REV : MMXI<0x7F, MRMDestReg, (outs VR64:$dst), (ins VR64:$src),
"movq\t{$src, $dst|$dst, $src}", [],
IIC_MMX_MOVQ_RR>;
}
} // SchedRW } // SchedRW
let SchedRW = [WriteLoad] in { let SchedRW = [WriteLoad] in {

3
test/MC/Disassembler/X86/x86-32.txt
View File

@@ -708,3 +708,6 @@
# CHECK: movl $4294967295, %eax # CHECK: movl $4294967295, %eax
0xc7 0xc0 0xff 0xff 0xff 0xff 0xc7 0xc0 0xff 0xff 0xff 0xff
# CHECK: movq %mm0, %mm1
0x0f 0x7f 0xc1