6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

Fix a bug that prevented this pattern from matching

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24161 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-11-03 05:45:34 +00:00
parent 5dc7e861f8
commit 61bc60fc4f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/IA64/IA64InstrInfo.td
View File

@ -360,7 +360,7 @@ def SELECTINT : Pat<(select PR:$which, GR:$src1, GR:$src2),
// load constants of various sizes // FIXME: prettyprint -ve constants
def : Pat<(i64 immSExt14:$imm), (ADDS r0, immSExt14:$imm)>;
def : Pat<(i64 imm64:$imm), (MOVL imm64:$imm)>;
def : Pat<(i1 1), (CMPEQ r0, r0)>; // TODO: this should just be a ref to p0
def : Pat<(i1 -1), (CMPEQ r0, r0)>; // TODO: this should just be a ref to p0
// TODO: support postincrement (reg, imm9) loads+stores - this needs more
// tablegen support