6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

remove two tests that aren't really testing anything.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@120926 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2010-12-05 01:02:13 +00:00
parent d643486058
commit 63d7c17ff1
2 changed files with 0 additions and 88 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
test/CodeGen/X86/select-zero-one.ll
View File

@ -1,25 +0,0 @@
; RUN: llc < %s -march=x86 -mattr=+sse2 | not grep cmov
; RUN: llc < %s -march=x86 -mattr=+sse2 | not grep xor
; RUN: llc < %s -march=x86 -mattr=+sse2 | grep movzbl | count 1
@r1 = weak global i32 0
define void @t1(i32 %a, double %b) {
%tmp114 = fcmp ugt double %b, 1.000000e-09
%tmp120 = icmp eq i32 %a, 0 ; <i1> [#uses=1]
%bothcond = or i1 %tmp114, %tmp120 ; <i1> [#uses=1]
%storemerge = select i1 %bothcond, i32 0, i32 1 ; <i32> [#uses=2]
store i32 %storemerge, i32* @r1, align 4
ret void
}
@r2 = weak global i8 0
define void @t2(i32 %a, double %b) {
%tmp114 = fcmp ugt double %b, 1.000000e-09
%tmp120 = icmp eq i32 %a, 0 ; <i1> [#uses=1]
%bothcond = or i1 %tmp114, %tmp120 ; <i1> [#uses=1]
%storemerge = select i1 %bothcond, i8 0, i8 1 ; <i32> [#uses=2]
store i8 %storemerge, i8* @r2, align 4
ret void
}

63
test/CodeGen/X86/select.ll
View File

@ -1,63 +0,0 @@
; RUN: llc < %s -march=x86 -mcpu=pentium
; RUN: llc < %s -march=x86 -mcpu=yonah
; RUN: llc < %s -march=x86 -mcpu=yonah | not grep set
define i1 @boolSel(i1 %A, i1 %B, i1 %C) nounwind {
%X = select i1 %A, i1 %B, i1 %C ; <i1> [#uses=1]
ret i1 %X
}
define i8 @byteSel(i1 %A, i8 %B, i8 %C) nounwind {
%X = select i1 %A, i8 %B, i8 %C ; <i8> [#uses=1]
ret i8 %X
}
define i16 @shortSel(i1 %A, i16 %B, i16 %C) nounwind {
%X = select i1 %A, i16 %B, i16 %C ; <i16> [#uses=1]
ret i16 %X
}
define i32 @intSel(i1 %A, i32 %B, i32 %C) nounwind {
%X = select i1 %A, i32 %B, i32 %C ; <i32> [#uses=1]
ret i32 %X
}
define i64 @longSel(i1 %A, i64 %B, i64 %C) nounwind {
%X = select i1 %A, i64 %B, i64 %C ; <i64> [#uses=1]
ret i64 %X
}
define double @doubleSel(i1 %A, double %B, double %C) nounwind {
%X = select i1 %A, double %B, double %C ; <double> [#uses=1]
ret double %X
}
define i8 @foldSel(i1 %A, i8 %B, i8 %C) nounwind {
%Cond = icmp slt i8 %B, %C ; <i1> [#uses=1]
%X = select i1 %Cond, i8 %B, i8 %C ; <i8> [#uses=1]
ret i8 %X
}
define i32 @foldSel2(i1 %A, i32 %B, i32 %C) nounwind {
%Cond = icmp eq i32 %B, %C ; <i1> [#uses=1]
%X = select i1 %Cond, i32 %B, i32 %C ; <i32> [#uses=1]
ret i32 %X
}
define i32 @foldSel2a(i1 %A, i32 %B, i32 %C, double %X, double %Y) nounwind {
%Cond = fcmp olt double %X, %Y ; <i1> [#uses=1]
%X.upgrd.1 = select i1 %Cond, i32 %B, i32 %C ; <i32> [#uses=1]
ret i32 %X.upgrd.1
}
define float @foldSel3(i1 %A, float %B, float %C, i32 %X, i32 %Y) nounwind {
%Cond = icmp ult i32 %X, %Y ; <i1> [#uses=1]
%X.upgrd.2 = select i1 %Cond, float %B, float %C ; <float> [#uses=1]
ret float %X.upgrd.2
}
define float @nofoldSel4(i1 %A, float %B, float %C, i32 %X, i32 %Y) nounwind {
%Cond = icmp slt i32 %X, %Y ; <i1> [#uses=1]
%X.upgrd.3 = select i1 %Cond, float %B, float %C ; <float> [#uses=1]
ret float %X.upgrd.3
}