6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-18 10:24:45 +00:00
Code Issues Projects Releases Wiki Activity

Add correct encoding for "bl __aeabi_read_tp". However, the asm matcher isn't

Browse Source 
able to match this yet.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@120369 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling
2010-11-30 00:34:08 +00:00
parent 201d1e56bb
commit 647fea57fd
1 changed files with 5 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/ARM/ARMInstrThumb.td
View File

@@ -1265,11 +1265,13 @@ def tLEApcrelJT : T1I<(outs tGPR:$Rd),
// //
// __aeabi_read_tp preserves the registers r1-r3. // __aeabi_read_tp preserves the registers r1-r3.
let isCall = 1, let isCall = 1, Defs = [R0, LR], Uses = [SP] in {
Defs = [R0, LR], Uses = [SP] in {
def tTPsoft : TIx2<0b11110, 0b11, 1, (outs), (ins), IIC_Br, def tTPsoft : TIx2<0b11110, 0b11, 1, (outs), (ins), IIC_Br,
"bl\t__aeabi_read_tp", "bl\t__aeabi_read_tp",
[(set R0, ARMthread_pointer)]>; [(set R0, ARMthread_pointer)]> {
// Encoding is 0xf7fffffe.
let Inst = 0xf7fffffe;
}
} }
// SJLJ Exception handling intrinsics // SJLJ Exception handling intrinsics