6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-21 21:29:41 +00:00
Code Issues Projects Releases Wiki Activity

Pass IsImp, IsKill, and IsDead to ChangeToRegister.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@34688 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-02-27 21:06:57 +00:00
parent 87d266e593
commit 659ba970e3
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
include/llvm/CodeGen/MachineInstr.h
View File

@ -280,13 +280,14 @@ public:
/// ChangeToRegister - Replace this operand with a new register operand of /// ChangeToRegister - Replace this operand with a new register operand of
/// the specified value. If an operand is known to be an register already, /// the specified value. If an operand is known to be an register already,
/// the setReg method should be used. /// the setReg method should be used.
void ChangeToRegister(unsigned Reg, bool isDef) { void ChangeToRegister(unsigned Reg, bool isDef, bool isImp = false,
bool isKill = false, bool isDead = false) {
opType = MO_Register; opType = MO_Register;
contents.RegNo = Reg; contents.RegNo = Reg;
IsDef = isDef; IsDef = isDef;
IsImp = false; IsImp = isImp;
IsKill = false; IsKill = isKill;
IsDead = false; IsDead = isDead;
} }
friend std::ostream& operator<<(std::ostream& os, const MachineOperand& mop) { friend std::ostream& operator<<(std::ostream& os, const MachineOperand& mop) {