6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-18 12:29:21 +00:00
Code Issues Projects Releases Wiki Activity

Implement SHL_PARTS and SRL_PARTS

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23072 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman 2005-08-26 00:28:00 +00:00
parent 23004e5f21
commit 6660cd65cf
1 changed files with 38 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
lib/Target/PowerPC/PPCISelDAGToDAG.cpp
View File

@ -1184,6 +1184,44 @@ SDOperand PPC32DAGToDAGISel::Select(SDOperand Op) {
CurDAG->ReplaceAllUsesWith(N, Result);
return Result[Op.ResNo];
}
case ISD::SHL_PARTS: {
SDOperand HI = Select(N->getOperand(0));
SDOperand LO = Select(N->getOperand(1));
SDOperand SH = Select(N->getOperand(2));
SDOperand SH_LO_R = CurDAG->getTargetNode(PPC::SUBFIC, MVT::i32, SH,
getI32Imm(32));
SDOperand SH_LO_L = CurDAG->getTargetNode(PPC::ADDI, MVT::i32, SH,
getI32Imm((unsigned)-32));
SDOperand HI_SHL = CurDAG->getTargetNode(PPC::SLW, MVT::i32, HI, SH);
SDOperand HI_LOR = CurDAG->getTargetNode(PPC::SRW, MVT::i32, LO, SH_LO_R);
SDOperand HI_LOL = CurDAG->getTargetNode(PPC::SLW, MVT::i32, LO, SH_LO_L);
SDOperand HI_OR = CurDAG->getTargetNode(PPC::OR, MVT::i32, HI_SHL, HI_LOR);
std::vector<SDOperand> Result;
Result.push_back(CurDAG->getTargetNode(PPC::SLW, MVT::i32, LO, SH));
Result.push_back(CurDAG->getTargetNode(PPC::OR, MVT::i32, HI_OR, HI_LOL));
CurDAG->ReplaceAllUsesWith(N, Result);
return Result[Op.ResNo];
}
case ISD::SRL_PARTS: {
SDOperand HI = Select(N->getOperand(0));
SDOperand LO = Select(N->getOperand(1));
SDOperand SH = Select(N->getOperand(2));
SDOperand SH_HI_L = CurDAG->getTargetNode(PPC::SUBFIC, MVT::i32, SH,
getI32Imm(32));
SDOperand SH_HI_R = CurDAG->getTargetNode(PPC::ADDI, MVT::i32, SH,
getI32Imm((unsigned)-32));
SDOperand LO_SHR = CurDAG->getTargetNode(PPC::SRW, MVT::i32, LO, SH);
SDOperand LO_HIL = CurDAG->getTargetNode(PPC::SLW, MVT::i32, HI, SH_HI_L);
SDOperand LO_HIR = CurDAG->getTargetNode(PPC::SRW, MVT::i32, HI, SH_HI_R);
SDOperand LO_OR = CurDAG->getTargetNode(PPC::OR, MVT::i32, LO_SHR, LO_HIL);
std::vector<SDOperand> Result;
Result.push_back(CurDAG->getTargetNode(PPC::OR, MVT::i32, LO_OR, LO_HIR));
Result.push_back(CurDAG->getTargetNode(PPC::SRW, MVT::i32, HI, SH));
CurDAG->ReplaceAllUsesWith(N, Result);
return Result[Op.ResNo];
}
case ISD::LOAD:
case ISD::EXTLOAD: