6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

In 64-bit mode, addr mode operands use G8RC instead of GPRC.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@28840 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-06-16 21:29:03 +00:00
parent 059ca0f5b7
commit 66d7ebb777
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/PowerPC/PPCInstrInfo.td
View File

@ -205,17 +205,17 @@ def crbitm: Operand<i8> {
def memri : Operand<iPTR> {
let PrintMethod = "printMemRegImm";
let NumMIOperands = 2;
let MIOperandInfo = (ops i32imm, GPRC);
let MIOperandInfo = (ops i32imm, ptr_rc);
}
def memrr : Operand<iPTR> {
let PrintMethod = "printMemRegReg";
let NumMIOperands = 2;
let MIOperandInfo = (ops GPRC, GPRC);
let MIOperandInfo = (ops ptr_rc, ptr_rc);
}
def memrix : Operand<iPTR> { // memri where the imm is shifted 2 bits.
let PrintMethod = "printMemRegImmShifted";
let NumMIOperands = 2;
let MIOperandInfo = (ops i32imm, GPRC);
let MIOperandInfo = (ops i32imm, ptr_rc);
}
// Define PowerPC specific addressing mode.