mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-05 13:26:55 +00:00
Patch to implement UMLAL/SMLAL instructions for the ARM architecture
This patch corrects the definition of umlal/smlal instructions and adds support for matching them to the ARM dag combiner. Bug 12213 Patch by Yin Ma! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163136 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
44
test/CodeGen/Thumb2/longMACt.ll
Normal file
44
test/CodeGen/Thumb2/longMACt.ll
Normal file
@@ -0,0 +1,44 @@
|
||||
; RUN: llc < %s -march=thumb -mattr=+thumb2 | FileCheck %s
|
||||
; Check generated signed and unsigned multiply accumulate long.
|
||||
|
||||
define i64 @MACLongTest1(i32 %a, i32 %b, i64 %c) {
|
||||
;CHECK: MACLongTest1:
|
||||
;CHECK: umlal
|
||||
%conv = zext i32 %a to i64
|
||||
%conv1 = zext i32 %b to i64
|
||||
%mul = mul i64 %conv1, %conv
|
||||
%add = add i64 %mul, %c
|
||||
ret i64 %add
|
||||
}
|
||||
|
||||
define i64 @MACLongTest2(i32 %a, i32 %b, i64 %c) {
|
||||
;CHECK: MACLongTest2:
|
||||
;CHECK: smlal
|
||||
%conv = sext i32 %a to i64
|
||||
%conv1 = sext i32 %b to i64
|
||||
%mul = mul nsw i64 %conv1, %conv
|
||||
%add = add nsw i64 %mul, %c
|
||||
ret i64 %add
|
||||
}
|
||||
|
||||
define i64 @MACLongTest3(i32 %a, i32 %b, i32 %c) {
|
||||
;CHECK: MACLongTest3:
|
||||
;CHECK: umlal
|
||||
%conv = zext i32 %b to i64
|
||||
%conv1 = zext i32 %a to i64
|
||||
%mul = mul i64 %conv, %conv1
|
||||
%conv2 = zext i32 %c to i64
|
||||
%add = add i64 %mul, %conv2
|
||||
ret i64 %add
|
||||
}
|
||||
|
||||
define i64 @MACLongTest4(i32 %a, i32 %b, i32 %c) {
|
||||
;CHECK: MACLongTest4:
|
||||
;CHECK: smlal
|
||||
%conv = sext i32 %b to i64
|
||||
%conv1 = sext i32 %a to i64
|
||||
%mul = mul nsw i64 %conv, %conv1
|
||||
%conv2 = sext i32 %c to i64
|
||||
%add = add nsw i64 %mul, %conv2
|
||||
ret i64 %add
|
||||
}
|
Reference in New Issue
Block a user