6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-22 10:29:35 +00:00
Code Issues Projects Releases Wiki Activity

resolve some fixmes

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@97515 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2010-03-01 22:49:06 +00:00
parent 01bcd947bf
commit 67ea6a7111
1 changed files with 3 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
utils/TableGen/DAGISelMatcherGen.cpp
View File

@ -36,12 +36,9 @@ static MVT::SimpleValueType getRegisterValueType(Record *R,
VT = RC.getValueTypeNum(0);
continue;
}
// In multiple RC's. If the Types of the RC's do not agree, return
// MVT::Other. The target is responsible for handling this.
if (VT != RC.getValueTypeNum(0))
// FIXME2: when does this happen? Abort?
return MVT::Other;
// If this occurs in multiple register classes, they all have to agree.
assert(VT == RC.getValueTypeNum(0));
}
return VT;
}
@ -849,10 +846,6 @@ void MatcherGen::EmitResultCode() {
AddMatcher(new MarkFlagResultsMatcher(MatchedFlagResultNodes.data(),
MatchedFlagResultNodes.size()));
// We know that the resulting pattern has exactly one result/
// FIXME2: why? what about something like (set a,b,c, (complexpat))
// FIXME2: Implicit results should be pushed here I guess?
AddMatcher(new CompleteMatchMatcher(Ops.data(), Ops.size(), Pattern));
}