mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-04-05 17:39:16 +00:00
80 col violation.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@50266 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
280a6e607d
commit
682f81032f
@ -54,7 +54,7 @@ TargetRegisterInfo::getPhysicalRegisterRegClass(unsigned reg,
|
||||
|
||||
// Pick the register class of the right type that contains this physreg.
|
||||
SmallVector<const TargetRegisterClass*, 4> RCs;
|
||||
for (regclass_iterator I = regclass_begin(), E = regclass_end(); I != E; ++I) {
|
||||
for (regclass_iterator I = regclass_begin(), E = regclass_end(); I != E; ++I){
|
||||
if ((VT == MVT::Other || (*I)->hasType(VT)) && (*I)->contains(reg))
|
||||
RCs.push_back(*I);
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user