6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-14 00:32:55 +00:00
Code Issues Projects Releases Wiki Activity

This register is never used, disable it.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7661 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2003-08-07 04:49:16 +00:00
parent edea6d646b
commit 69666e552e
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86RegisterInfo.td
View File

@ -45,7 +45,7 @@ let Namespace = "X86" in {
// This is a slimy hack to make it possible to say that flags are clobbered...
// Ideally we'd model instructions based on which particular flag(s) they
// could clobber.
def EFLAGS : Register;
//def EFLAGS : Register;
}
//===----------------------------------------------------------------------===//
@ -96,5 +96,5 @@ def RFP : RegisterClass<f80, 4, [FP0, FP1, FP2, FP3, FP4, FP5, FP6]>;
// Registers which cannot be allocated... and are thus left unnamed.
def : RegisterClass<f80, 4, [ST0, ST1, ST2, ST3, ST4, ST5, ST6, ST7]>;
def : RegisterClass<i16, 2, [EFLAGS]>;
//def : RegisterClass<i16, 2, [EFLAGS]>;