mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-28 22:55:52 +00:00
This register is never used, disable it.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7661 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
edea6d646b
commit
69666e552e
@ -45,7 +45,7 @@ let Namespace = "X86" in {
|
|||||||
// This is a slimy hack to make it possible to say that flags are clobbered...
|
// This is a slimy hack to make it possible to say that flags are clobbered...
|
||||||
// Ideally we'd model instructions based on which particular flag(s) they
|
// Ideally we'd model instructions based on which particular flag(s) they
|
||||||
// could clobber.
|
// could clobber.
|
||||||
def EFLAGS : Register;
|
//def EFLAGS : Register;
|
||||||
}
|
}
|
||||||
|
|
||||||
//===----------------------------------------------------------------------===//
|
//===----------------------------------------------------------------------===//
|
||||||
@ -96,5 +96,5 @@ def RFP : RegisterClass<f80, 4, [FP0, FP1, FP2, FP3, FP4, FP5, FP6]>;
|
|||||||
|
|
||||||
// Registers which cannot be allocated... and are thus left unnamed.
|
// Registers which cannot be allocated... and are thus left unnamed.
|
||||||
def : RegisterClass<f80, 4, [ST0, ST1, ST2, ST3, ST4, ST5, ST6, ST7]>;
|
def : RegisterClass<f80, 4, [ST0, ST1, ST2, ST3, ST4, ST5, ST6, ST7]>;
|
||||||
def : RegisterClass<i16, 2, [EFLAGS]>;
|
//def : RegisterClass<i16, 2, [EFLAGS]>;
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user