mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-17 21:29:20 +00:00
Fixed confusion between register classes and register types.
Now %fcc registers are recognized correctly. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@6640 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
432fba5572
commit
6994dab12a
@ -475,8 +475,10 @@ int64_t SparcV9CodeEmitter::getMachineOpValue(MachineInstr &MI,
|
||||
// At least map fakeReg into its class
|
||||
fakeReg = TM.getRegInfo().getClassRegNum(fakeReg, regClass);
|
||||
// Find the real register number for use in an instruction
|
||||
realReg = getRealRegNum(fakeReg, regClass, MI);
|
||||
std::cerr << "Reg[" << std::dec << fakeReg << "] = " << realReg << "\n";
|
||||
/////realReg = getRealRegNum(fakeReg, regClass, MI);
|
||||
realReg = getRealRegNum(fakeReg, regType, MI);
|
||||
std::cerr << MO << ": Reg[" << std::dec << fakeReg << "] = "
|
||||
<< realReg << "\n";
|
||||
rv = realReg;
|
||||
} else if (MO.isImmediate()) {
|
||||
rv = MO.getImmedValue();
|
||||
|
Loading…
Reference in New Issue
Block a user