6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 04:29:21 +00:00
Code Issues Projects Releases Wiki Activity

repair mindless SELECT waste.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@20982 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Duraid Madina 2005-04-01 10:35:00 +00:00
parent 6cb2e1b124
commit 69c8e20aa1
1 changed files with 5 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
lib/Target/IA64/IA64ISelPattern.cpp
View File

@ -554,11 +554,6 @@ unsigned ISel::SelectExpr(SDOperand N) {
Tmp2 = SelectExpr(N.getOperand(1)); //Use if TRUE
Tmp3 = SelectExpr(N.getOperand(2)); //Use if FALSE
// a temporary predicate register to hold the complement of the
// condition:
unsigned CondComplement=MakeReg(MVT::i1);
unsigned bogusTemp=MakeReg(MVT::i1);
unsigned bogoResult;
switch (N.getOperand(1).getValueType()) {
@ -571,16 +566,11 @@ unsigned ISel::SelectExpr(SDOperand N) {
bogoResult=MakeReg(MVT::f64);
break;
}
// set up the complement predicate reg (CondComplement = NOT Tmp1)
BuildMI(BB, IA64::CMPEQ, 2, bogusTemp).addReg(IA64::r0).addReg(IA64::r0);
BuildMI(BB, IA64::TPCMPNE, 3, CondComplement).addReg(bogusTemp)
.addReg(IA64::r0).addReg(IA64::r0).addReg(Tmp1);
// and do a 'conditional move'
BuildMI(BB, IA64::PMOV, 2, bogoResult).addReg(Tmp2).addReg(Tmp1);
BuildMI(BB, IA64::CMOV, 2, Result).addReg(bogoResult).addReg(Tmp3)
.addReg(CondComplement);
BuildMI(BB, IA64::MOV, 1, bogoResult).addReg(Tmp3);
BuildMI(BB, IA64::CMOV, 2, Result).addReg(bogoResult).addReg(Tmp2)
.addReg(Tmp1); // FIXME: should be FMOV/FCMOV sometimes,
// though this will work for now (no JIT)
return Result;
}