mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
Add Thumb tests for the ARMv8 FP instructions that I recently added.
Also, fix the namespace for two instructions that I missed previously. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186572 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Joey Gouly
parent
9dffd71d0a
commit
6a3d933e16
@ -584,7 +584,7 @@ def VCVTTDH : ADuI<0b11101, 0b11, 0b0011, 0b11, 0,
|
||||
}
|
||||
|
||||
multiclass vcvt_inst<string opc, bits<2> rm> {
|
||||
let PostEncoderMethod = "" in {
|
||||
let PostEncoderMethod = "", DecoderNamespace = "VFPV8" in {
|
||||
def SS : ASuInp<0b11101, 0b11, 0b1100, 0b11, 0,
|
||||
(outs SPR:$Sd), (ins SPR:$Sm),
|
||||
NoItinerary, !strconcat("vcvt", opc, ".s32.f32\t$Sd, $Sm"),
|
||||
@ -670,7 +670,7 @@ defm VRINTR : vrint_inst_zrx<"r", 0, 0>;
|
||||
defm VRINTX : vrint_inst_zrx<"x", 1, 0>;
|
||||
|
||||
multiclass vrint_inst_anpm<string opc, bits<2> rm> {
|
||||
let PostEncoderMethod = "" in {
|
||||
let PostEncoderMethod = "", DecoderNamespace = "VFPV8" in {
|
||||
def S : ASuInp<0b11101, 0b11, 0b1000, 0b01, 0,
|
||||
(outs SPR:$Sd), (ins SPR:$Sm),
|
||||
NoItinerary, !strconcat("vrint", opc, ".f32\t$Sd, $Sm"),
|
||||
|
||||
130
test/MC/ARM/thumb-v8fp.s
Normal file
130
test/MC/ARM/thumb-v8fp.s
Normal file
@ -0,0 +1,130 @@
|
||||
@ RUN: llvm-mc -triple thumbv8 -mattr=+v8fp -show-encoding < %s | FileCheck %s
|
||||
|
||||
@ VCVT{B,T}
|
||||
|
||||
vcvtt.f64.f16 d3, s1
|
||||
@ CHECK: vcvtt.f64.f16 d3, s1 @ encoding: [0xb2,0xee,0xe0,0x3b]
|
||||
vcvtt.f16.f64 s5, d12
|
||||
@ CHECK: vcvtt.f16.f64 s5, d12 @ encoding: [0xf3,0xee,0xcc,0x2b]
|
||||
|
||||
vcvtb.f64.f16 d3, s1
|
||||
@ CHECK: vcvtb.f64.f16 d3, s1 @ encoding: [0xb2,0xee,0x60,0x3b]
|
||||
vcvtb.f16.f64 s4, d1
|
||||
@ CHECK: vcvtb.f16.f64 s4, d1 @ encoding: [0xb3,0xee,0x41,0x2b]
|
||||
|
||||
it ge
|
||||
vcvttge.f64.f16 d3, s1
|
||||
@ CHECK: vcvttge.f64.f16 d3, s1 @ encoding: [0xb2,0xee,0xe0,0x3b]
|
||||
it gt
|
||||
vcvttgt.f16.f64 s5, d12
|
||||
@ CHECK: vcvttgt.f16.f64 s5, d12 @ encoding: [0xf3,0xee,0xcc,0x2b]
|
||||
it eq
|
||||
vcvtbeq.f64.f16 d3, s1
|
||||
@ CHECK: vcvtbeq.f64.f16 d3, s1 @ encoding: [0xb2,0xee,0x60,0x3b]
|
||||
it lt
|
||||
vcvtblt.f16.f64 s4, d1
|
||||
@ CHECK: vcvtblt.f16.f64 s4, d1 @ encoding: [0xb3,0xee,0x41,0x2b]
|
||||
|
||||
|
||||
@ VCVT{A,N,P,M}
|
||||
|
||||
vcvta.s32.f32 s2, s3
|
||||
@ CHECK: vcvta.s32.f32 s2, s3 @ encoding: [0xbc,0xfe,0xe1,0x1a]
|
||||
vcvta.s32.f64 s2, d3
|
||||
@ CHECK: vcvta.s32.f64 s2, d3 @ encoding: [0xbc,0xfe,0xc3,0x1b]
|
||||
vcvtn.s32.f32 s6, s23
|
||||
@ CHECK: vcvtn.s32.f32 s6, s23 @ encoding: [0xbd,0xfe,0xeb,0x3a]
|
||||
vcvtn.s32.f64 s6, d23
|
||||
@ CHECK: vcvtn.s32.f64 s6, d23 @ encoding: [0xbd,0xfe,0xe7,0x3b]
|
||||
vcvtp.s32.f32 s0, s4
|
||||
@ CHECK: vcvtp.s32.f32 s0, s4 @ encoding: [0xbe,0xfe,0xc2,0x0a]
|
||||
vcvtp.s32.f64 s0, d4
|
||||
@ CHECK: vcvtp.s32.f64 s0, d4 @ encoding: [0xbe,0xfe,0xc4,0x0b]
|
||||
vcvtm.s32.f32 s17, s8
|
||||
@ CHECK: vcvtm.s32.f32 s17, s8 @ encoding: [0xff,0xfe,0xc4,0x8a]
|
||||
vcvtm.s32.f64 s17, d8
|
||||
@ CHECK: vcvtm.s32.f64 s17, d8 @ encoding: [0xff,0xfe,0xc8,0x8b]
|
||||
|
||||
vcvta.u32.f32 s2, s3
|
||||
@ CHECK: vcvta.u32.f32 s2, s3 @ encoding: [0xbc,0xfe,0x61,0x1a]
|
||||
vcvta.u32.f64 s2, d3
|
||||
@ CHECK: vcvta.u32.f64 s2, d3 @ encoding: [0xbc,0xfe,0x43,0x1b]
|
||||
vcvtn.u32.f32 s6, s23
|
||||
@ CHECK: vcvtn.u32.f32 s6, s23 @ encoding: [0xbd,0xfe,0x6b,0x3a]
|
||||
vcvtn.u32.f64 s6, d23
|
||||
@ CHECK: vcvtn.u32.f64 s6, d23 @ encoding: [0xbd,0xfe,0x67,0x3b]
|
||||
vcvtp.u32.f32 s0, s4
|
||||
@ CHECK: vcvtp.u32.f32 s0, s4 @ encoding: [0xbe,0xfe,0x42,0x0a]
|
||||
vcvtp.u32.f64 s0, d4
|
||||
@ CHECK: vcvtp.u32.f64 s0, d4 @ encoding: [0xbe,0xfe,0x44,0x0b]
|
||||
vcvtm.u32.f32 s17, s8
|
||||
@ CHECK: vcvtm.u32.f32 s17, s8 @ encoding: [0xff,0xfe,0x44,0x8a]
|
||||
vcvtm.u32.f64 s17, d8
|
||||
@ CHECK: vcvtm.u32.f64 s17, d8 @ encoding: [0xff,0xfe,0x48,0x8b]
|
||||
|
||||
|
||||
@ VSEL
|
||||
vselge.f32 s4, s1, s23
|
||||
@ CHECK: vselge.f32 s4, s1, s23 @ encoding: [0x20,0xfe,0xab,0x2a]
|
||||
vselge.f64 d30, d31, d23
|
||||
@ CHECK: vselge.f64 d30, d31, d23 @ encoding: [0x6f,0xfe,0xa7,0xeb]
|
||||
vselgt.f32 s0, s1, s0
|
||||
@ CHECK: vselgt.f32 s0, s1, s0 @ encoding: [0x30,0xfe,0x80,0x0a]
|
||||
vselgt.f64 d5, d10, d20
|
||||
@ CHECK: vselgt.f64 d5, d10, d20 @ encoding: [0x3a,0xfe,0x24,0x5b]
|
||||
vseleq.f32 s30, s28, s23
|
||||
@ CHECK: vseleq.f32 s30, s28, s23 @ encoding: [0x0e,0xfe,0x2b,0xfa]
|
||||
vseleq.f64 d2, d4, d8
|
||||
@ CHECK: vseleq.f64 d2, d4, d8 @ encoding: [0x04,0xfe,0x08,0x2b]
|
||||
vselvs.f32 s21, s16, s14
|
||||
@ CHECK: vselvs.f32 s21, s16, s14 @ encoding: [0x58,0xfe,0x07,0xaa]
|
||||
vselvs.f64 d0, d1, d31
|
||||
@ CHECK: vselvs.f64 d0, d1, d31 @ encoding: [0x11,0xfe,0x2f,0x0b]
|
||||
|
||||
|
||||
@ VMAXNM / VMINNM
|
||||
vmaxnm.f32 s5, s12, s0
|
||||
@ CHECK: vmaxnm.f32 s5, s12, s0 @ encoding: [0xc6,0xfe,0x00,0x2a]
|
||||
vmaxnm.f64 d5, d22, d30
|
||||
@ CHECK: vmaxnm.f64 d5, d22, d30 @ encoding: [0x86,0xfe,0xae,0x5b]
|
||||
vminnm.f32 s0, s0, s12
|
||||
@ CHECK: vminnm.f32 s0, s0, s12 @ encoding: [0x80,0xfe,0x46,0x0a]
|
||||
vminnm.f64 d4, d6, d9
|
||||
@ CHECK: vminnm.f64 d4, d6, d9 @ encoding: [0x86,0xfe,0x49,0x4b]
|
||||
|
||||
@ VRINT{Z,R,X}
|
||||
it ge
|
||||
vrintzge.f64 d3, d12
|
||||
@ CHECK: vrintzge.f64 d3, d12 @ encoding: [0xb6,0xee,0xcc,0x3b]
|
||||
vrintz.f32 s3, s24
|
||||
@ CHECK: vrintz.f32 s3, s24 @ encoding: [0xf6,0xee,0xcc,0x1a]
|
||||
it lt
|
||||
vrintrlt.f64 d5, d0
|
||||
@ CHECK: vrintrlt.f64 d5, d0 @ encoding: [0xb6,0xee,0x40,0x5b]
|
||||
vrintr.f32 s0, s9
|
||||
@ CHECK: vrintr.f32 s0, s9 @ encoding: [0xb6,0xee,0x64,0x0a]
|
||||
it eq
|
||||
vrintxeq.f64 d28, d30
|
||||
@ CHECK: vrintxeq.f64 d28, d30 @ encoding: [0xf7,0xee,0x6e,0xcb]
|
||||
it vs
|
||||
vrintxvs.f32 s10, s14
|
||||
@ CHECK: vrintxvs.f32 s10, s14 @ encoding: [0xb7,0xee,0x47,0x5a]
|
||||
|
||||
@ VRINT{A,N,P,M}
|
||||
|
||||
vrinta.f64 d3, d4
|
||||
@ CHECK: vrinta.f64 d3, d4 @ encoding: [0xb8,0xfe,0x44,0x3b]
|
||||
vrinta.f32 s12, s1
|
||||
@ CHECK: vrinta.f32 s12, s1 @ encoding: [0xb8,0xfe,0x60,0x6a]
|
||||
vrintn.f64 d3, d4
|
||||
@ CHECK: vrintn.f64 d3, d4 @ encoding: [0xb9,0xfe,0x44,0x3b]
|
||||
vrintn.f32 s12, s1
|
||||
@ CHECK: vrintn.f32 s12, s1 @ encoding: [0xb9,0xfe,0x60,0x6a]
|
||||
vrintp.f64 d3, d4
|
||||
@ CHECK: vrintp.f64 d3, d4 @ encoding: [0xba,0xfe,0x44,0x3b]
|
||||
vrintp.f32 s12, s1
|
||||
@ CHECK: vrintp.f32 s12, s1 @ encoding: [0xba,0xfe,0x60,0x6a]
|
||||
vrintm.f64 d3, d4
|
||||
@ CHECK: vrintm.f64 d3, d4 @ encoding: [0xbb,0xfe,0x44,0x3b]
|
||||
vrintm.f32 s12, s1
|
||||
@ CHECK: vrintm.f32 s12, s1 @ encoding: [0xbb,0xfe,0x60,0x6a]
|
||||
163
test/MC/Disassembler/ARM/thumb-v8fp.txt
Normal file
163
test/MC/Disassembler/ARM/thumb-v8fp.txt
Normal file
@ -0,0 +1,163 @@
|
||||
# RUN: llvm-mc -disassemble -triple thumbv8 -mattr=+v8fp -show-encoding < %s | FileCheck %s
|
||||
|
||||
0xb2 0xee 0xe0 0x3b
|
||||
# CHECK: vcvtt.f64.f16 d3, s1
|
||||
|
||||
0xf3 0xee 0xcc 0x2b
|
||||
# CHECK: vcvtt.f16.f64 s5, d12
|
||||
|
||||
0xb2 0xee 0x60 0x3b
|
||||
# CHECK: vcvtb.f64.f16 d3, s1
|
||||
|
||||
0xb3 0xee 0x41 0x2b
|
||||
# CHECK: vcvtb.f16.f64 s4, d1
|
||||
|
||||
0xa8 0xbf # IT block
|
||||
0xb2 0xee 0xe0 0x3b
|
||||
# CHECK: vcvttge.f64.f16 d3, s1
|
||||
|
||||
0xc8 0xbf # IT block
|
||||
0xf3 0xee 0xcc 0x2b
|
||||
# CHECK: vcvttgt.f16.f64 s5, d12
|
||||
|
||||
0x08 0xbf # IT block
|
||||
0xb2 0xee 0x60 0x3b
|
||||
# CHECK: vcvtbeq.f64.f16 d3, s1
|
||||
|
||||
0xb8 0xbf # IT block
|
||||
0xb3 0xee 0x41 0x2b
|
||||
# CHECK: vcvtblt.f16.f64 s4, d1
|
||||
|
||||
|
||||
0xbc 0xfe 0xe1 0x1a
|
||||
# CHECK: vcvta.s32.f32 s2, s3
|
||||
|
||||
0xbc 0xfe 0xc3 0x1b
|
||||
# CHECK: vcvta.s32.f64 s2, d3
|
||||
|
||||
0xbd 0xfe 0xeb 0x3a
|
||||
# CHECK: vcvtn.s32.f32 s6, s23
|
||||
|
||||
0xbd 0xfe 0xe7 0x3b
|
||||
# CHECK: vcvtn.s32.f64 s6, d23
|
||||
|
||||
0xbe 0xfe 0xc2 0x0a
|
||||
# CHECK: vcvtp.s32.f32 s0, s4
|
||||
|
||||
0xbe 0xfe 0xc4 0x0b
|
||||
# CHECK: vcvtp.s32.f64 s0, d4
|
||||
|
||||
0xff 0xfe 0xc4 0x8a
|
||||
# CHECK: vcvtm.s32.f32 s17, s8
|
||||
|
||||
0xff 0xfe 0xc8 0x8b
|
||||
# CHECK: vcvtm.s32.f64 s17, d8
|
||||
|
||||
0xbc 0xfe 0x61 0x1a
|
||||
# CHECK: vcvta.u32.f32 s2, s3
|
||||
|
||||
0xbc 0xfe 0x43 0x1b
|
||||
# CHECK: vcvta.u32.f64 s2, d3
|
||||
|
||||
0xbd 0xfe 0x6b 0x3a
|
||||
# CHECK: vcvtn.u32.f32 s6, s23
|
||||
|
||||
0xbd 0xfe 0x67 0x3b
|
||||
# CHECK: vcvtn.u32.f64 s6, d23
|
||||
|
||||
0xbe 0xfe 0x42 0x0a
|
||||
# CHECK: vcvtp.u32.f32 s0, s4
|
||||
|
||||
0xbe 0xfe 0x44 0x0b
|
||||
# CHECK: vcvtp.u32.f64 s0, d4
|
||||
|
||||
0xff 0xfe 0x44 0x8a
|
||||
# CHECK: vcvtm.u32.f32 s17, s8
|
||||
|
||||
0xff 0xfe 0x48 0x8b
|
||||
# CHECK: vcvtm.u32.f64 s17, d8
|
||||
|
||||
|
||||
0x20 0xfe 0xab 0x2a
|
||||
# CHECK: vselge.f32 s4, s1, s23
|
||||
|
||||
0x6f 0xfe 0xa7 0xeb
|
||||
# CHECK: vselge.f64 d30, d31, d23
|
||||
|
||||
0x30 0xfe 0x80 0x0a
|
||||
# CHECK: vselgt.f32 s0, s1, s0
|
||||
|
||||
0x3a 0xfe 0x24 0x5b
|
||||
# CHECK: vselgt.f64 d5, d10, d20
|
||||
|
||||
0x0e 0xfe 0x2b 0xfa
|
||||
# CHECK: vseleq.f32 s30, s28, s23
|
||||
|
||||
0x04 0xfe 0x08 0x2b
|
||||
# CHECK: vseleq.f64 d2, d4, d8
|
||||
|
||||
0x58 0xfe 0x07 0xaa
|
||||
# CHECK: vselvs.f32 s21, s16, s14
|
||||
|
||||
0x11 0xfe 0x2f 0x0b
|
||||
# CHECK: vselvs.f64 d0, d1, d31
|
||||
|
||||
|
||||
0xc6 0xfe 0x00 0x2a
|
||||
# CHECK: vmaxnm.f32 s5, s12, s0
|
||||
|
||||
0x86 0xfe 0xae 0x5b
|
||||
# CHECK: vmaxnm.f64 d5, d22, d30
|
||||
|
||||
0x80 0xfe 0x46 0x0a
|
||||
# CHECK: vminnm.f32 s0, s0, s12
|
||||
|
||||
0x86 0xfe 0x49 0x4b
|
||||
# CHECK: vminnm.f64 d4, d6, d9
|
||||
|
||||
|
||||
0xa8 0xbf # IT block
|
||||
0xb6 0xee 0xcc 0x3b
|
||||
# CHECK: vrintzge.f64 d3, d12
|
||||
|
||||
0xf6 0xee 0xcc 0x1a
|
||||
# CHECK: vrintz.f32 s3, s24
|
||||
|
||||
0xb8 0xbf # IT block
|
||||
0xb6 0xee 0x40 0x5b
|
||||
# CHECK: vrintrlt.f64 d5, d0
|
||||
|
||||
0xb6 0xee 0x64 0x0a
|
||||
# CHECK: vrintr.f32 s0, s9
|
||||
|
||||
0x08 0xbf # IT block
|
||||
0xf7 0xee 0x6e 0xcb
|
||||
# CHECK: vrintxeq.f64 d28, d30
|
||||
|
||||
0x68 0xbf # IT block
|
||||
0xb7 0xee 0x47 0x5a
|
||||
# CHECK: vrintxvs.f32 s10, s14
|
||||
|
||||
0xb8 0xfe 0x44 0x3b
|
||||
# CHECK: vrinta.f64 d3, d4
|
||||
|
||||
0xb8 0xfe 0x60 0x6a
|
||||
# CHECK: vrinta.f32 s12, s1
|
||||
|
||||
0xb9 0xfe 0x44 0x3b
|
||||
# CHECK: vrintn.f64 d3, d4
|
||||
|
||||
0xb9 0xfe 0x60 0x6a
|
||||
# CHECK: vrintn.f32 s12, s1
|
||||
|
||||
0xba 0xfe 0x44 0x3b
|
||||
# CHECK: vrintp.f64 d3, d4
|
||||
|
||||
0xba 0xfe 0x60 0x6a
|
||||
# CHECK: vrintp.f32 s12, s1
|
||||
|
||||
0xbb 0xfe 0x44 0x3b
|
||||
# CHECK: vrintm.f64 d3, d4
|
||||
|
||||
0xbb 0xfe 0x60 0x6a
|
||||
# CHECK: vrintm.f32 s12, s1
|
||||
Loading…
Reference in New Issue
Block a user