6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-30 02:25:19 +00:00
Code Issues Projects Releases Wiki Activity

fix three validation errors, I leave the fourth to sabre :-)

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@83851 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Gabor Greif
2009-10-12 16:13:36 +00:00
parent b00933b9e8
commit 6bd7567910
1 changed files with 1 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
docs/ReleaseNotes-2.6.html
View File

@@ -574,7 +574,6 @@ release includes a few major enhancements and additions to the optimizers:</p>
inlining similar arrays from multiple callees into one caller.</li> inlining similar arrays from multiple callees into one caller.</li>
<li>LLVM includes a new experimental Static Single Information (SSI) <li>LLVM includes a new experimental Static Single Information (SSI)
construction pass.</li> construction pass.</li>
</li>
</ul> </ul>
@@ -702,7 +701,7 @@ it run faster:</p>
reference logic to one place reference logic to one place
(<tt>X86Subtarget::ClassifyGlobalReference</tt>) which (<tt>X86Subtarget::ClassifyGlobalReference</tt>) which
makes it easier to reason about.</li> makes it easier to reason about.</li>
</li>
</ul> </ul>
</div> </div>
@@ -753,8 +752,6 @@ supports both the Thumb2 and Advanced SIMD (Neon) instruction sets.</li>
<li>The ARM calling convention code is now tblgen generated instead of resorting <li>The ARM calling convention code is now tblgen generated instead of resorting
to C++ code.</li> to C++ code.</li>
</li>
<p>These features are still somewhat experimental <p>These features are still somewhat experimental
and subject to change. The Neon intrinsics, in particular, may change in future and subject to change. The Neon intrinsics, in particular, may change in future