mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-17 21:29:20 +00:00
Fix a obscure post-indexed load / store dag combine bug.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31537 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
fc5b1ab949
commit
6c1491dd06
@ -338,7 +338,7 @@ namespace {
|
||||
SDOperand Offset;
|
||||
ISD::MemOpAddrMode AM = ISD::UNINDEXED;
|
||||
if (TLI.getPostIndexedAddressParts(Op, VT, BasePtr, Offset, AM,DAG) &&
|
||||
BasePtr.Val == Ptr.Val) {
|
||||
BasePtr == Ptr) {
|
||||
// Try turning it into a post-indexed load / store except when
|
||||
// 1) Op must be independent of N, i.e. Op is neither a predecessor
|
||||
// nor a successor of N. Otherwise, if Op is folded that would
|
||||
|
Loading…
Reference in New Issue
Block a user