6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-16 11:30:51 +00:00
Code Issues Projects Releases Wiki Activity

Silencing an MSVC warning about comparing signed and unsigned values.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183682 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Aaron Ballman 2013-06-10 16:45:40 +00:00
parent 27b7adef95
commit 6c1bd2919e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/MCTargetDesc/ARMELFStreamer.cpp
View File

@ -461,7 +461,7 @@ void ARMELFStreamer::EmitRegSave(const SmallVectorImpl<unsigned> &RegList,
const MCRegisterInfo &MRI = getContext().getRegisterInfo(); const MCRegisterInfo &MRI = getContext().getRegisterInfo();
for (size_t i = 0; i < RegList.size(); ++i) { for (size_t i = 0; i < RegList.size(); ++i) {
unsigned Reg = MRI.getEncodingValue(RegList[i]); unsigned Reg = MRI.getEncodingValue(RegList[i]);
assert(Reg < (IsVector ? 32 : 16) && "Register out of range"); assert(Reg < (IsVector ? 32U : 16U) && "Register out of range");
unsigned Bit = (1u << Reg); unsigned Bit = (1u << Reg);
if ((Mask & Bit) == 0) { if ((Mask & Bit) == 0) {
Mask |= Bit; Mask |= Bit;