mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-31 12:30:06 +00:00
Adding the missing implementation of Bitfield's "clear" and "insert".
Fixing http://llvm.org/bugs/show_bug.cgi?id=7222. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104653 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
5170b71143
commit
6d37a29588
@ -781,10 +781,6 @@ void ARMCodeEmitter::emitDataProcessingInstruction(const MachineInstr &MI,
|
||||
unsigned ImplicitRn) {
|
||||
const TargetInstrDesc &TID = MI.getDesc();
|
||||
|
||||
if (TID.Opcode == ARM::BFC) {
|
||||
report_fatal_error("ARMv6t2 JIT is not yet supported.");
|
||||
}
|
||||
|
||||
// Part of binary is determined by TableGn.
|
||||
unsigned Binary = getBinaryCodeForInstr(MI);
|
||||
|
||||
@ -820,6 +816,15 @@ void ARMCodeEmitter::emitDataProcessingInstruction(const MachineInstr &MI,
|
||||
Binary |= ((Hi16 >> 12) & 0xF) << 16;
|
||||
emitWordLE(Binary);
|
||||
return;
|
||||
} else if((TID.Opcode == ARM::BFC) || (TID.Opcode == ARM::BFI)) {
|
||||
uint32_t v = ~MI.getOperand(2).getImm();
|
||||
int32_t lsb = CountTrailingZeros_32(v);
|
||||
int32_t msb = (32 - CountLeadingZeros_32(v)) - 1;
|
||||
// Insts[20-16] = msb, Insts[11-7] = lsb
|
||||
Binary |= (msb & 0x1F) << 16;
|
||||
Binary |= (lsb & 0x1F) << 7;
|
||||
emitWordLE(Binary);
|
||||
return;
|
||||
}
|
||||
|
||||
// If this is a two-address operand, skip it. e.g. MOVCCr operand 1.
|
||||
|
Loading…
Reference in New Issue
Block a user