mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-01 02:33:44 +00:00
grammar
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@83378 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
8a4087ddc7
commit
6e214805b1
@ -303,7 +303,7 @@ unsigned RegScavenger::scavengeRegister(const TargetRegisterClass *RC,
|
||||
if (!TRI->saveScavengerRegister(*MBB, I, RC, SReg)) {
|
||||
// Spill the scavenged register before I.
|
||||
assert(ScavengingFrameIndex >= 0 &&
|
||||
"Cannot scavenging register without an emergency spill slot!");
|
||||
"Cannot scavenge register without an emergency spill slot!");
|
||||
TII->storeRegToStackSlot(*MBB, I, SReg, true, ScavengingFrameIndex, RC);
|
||||
MachineBasicBlock::iterator II = prior(I);
|
||||
TRI->eliminateFrameIndex(II, SPAdj, this);
|
||||
|
Loading…
x
Reference in New Issue
Block a user