6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-23 17:29:19 +00:00
Code Issues Projects Releases Wiki Activity

Do not examine variadic or implicit operands if instruction is a return (jr).

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141157 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka 2011-10-05 02:21:58 +00:00
parent 0c419a7c4b
commit 6e4e64859f
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/Mips/MipsDelaySlotFiller.cpp
View File

@ -222,8 +222,9 @@ void Filler::insertDefsUses(MachineBasicBlock::iterator MI,
// no instruction that can possibly be put in a delay slot can read or
// write it.
unsigned e = MI->getDesc().isCall() ? MI->getDesc().getNumOperands() :
MI->getNumOperands();
MCInstrDesc MCID = MI->getDesc();
unsigned e = MCID.isCall() || MCID.isReturn() ? MCID.getNumOperands() :
MI->getNumOperands();
for (unsigned i = 0; i != e; ++i) {
const MachineOperand &MO = MI->getOperand(i);