6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-21 18:29:45 +00:00
Code Issues Projects Releases Wiki Activity

Generate correct asm info for mingw and cygwin ARM targets.

Browse Source 
http://reviews.llvm.org/D11075

Patch by Martell Malone
Reviewed by Reid Kleckner



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@242123 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Yaron Keren 2015-07-14 05:51:05 +00:00
parent b1e51dae69
commit 6f1e023b46
5 changed files with 38 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp
View File

@ -277,10 +277,10 @@ static MCAsmInfo *createARMMCAsmInfo(const MCRegisterInfo &MRI,
MCAsmInfo *MAI;
if (TheTriple.isOSDarwin() || TheTriple.isOSBinFormatMachO())
MAI = new ARMMCAsmInfoDarwin(TheTriple);
else if (TheTriple.isWindowsItaniumEnvironment())
MAI = new ARMCOFFMCAsmInfoGNU();
else if (TheTriple.isWindowsMSVCEnvironment())
MAI = new ARMCOFFMCAsmInfoMicrosoft();
else if (TheTriple.isOSWindows())
MAI = new ARMCOFFMCAsmInfoGNU();
else
MAI = new ARMELFMCAsmInfo(TheTriple);

10
test/CodeGen/ARM/Windows/hard-float.ll
View File

@ -1,4 +1,8 @@
; RUN: llc -mtriple=thumbv7-windows-itanium -mcpu=cortex-a9 -o - %s | FileCheck %s
; RUN: llc -mtriple=thumbv7-windows-itanium -mcpu=cortex-a9 -o - %s \
; RUN: | FileCheck %s -check-prefix CHECK-WIN
; RUN: llc -mtriple=thumbv7-windows-gnu -mcpu=cortex-a9 -o - %s \
; RUN: | FileCheck %s -check-prefix CHECK-GNU
define float @function(float %f, float %g) nounwind {
entry:
@ -6,5 +10,7 @@ entry:
ret float %h
}
; CHECK: vadd.f32 s0, s0, s1
; CHECK-WIN: vadd.f32 s0, s0, s1
; CHECK-GNU: vadd.f32 s0, s0, s1

9
test/CodeGen/ARM/Windows/no-arm-mode.ll
View File

@ -1,5 +1,10 @@
; RUN: not llc -mtriple=armv7-windows-itanium -mcpu=cortex-a9 -o /dev/null %s 2>&1 \
; RUN: | FileCheck %s
; RUN: | FileCheck %s -check-prefix CHECK-WIN
; CHECK: does not support ARM mode execution
; RUN: not llc -mtriple=armv7-windows-gnu -mcpu=cortex-a9 -o /dev/null %s 2>&1 \
; RUN: | FileCheck %s -check-prefix CHECK-GNU
; CHECK-WIN: does not support ARM mode execution
; CHECK-GNU: does not support ARM mode execution

17
test/CodeGen/ARM/Windows/pic.ll
View File

@ -1,5 +1,8 @@
; RUN: llc -mtriple thumbv7-windows-itanium -relocation-model pic -filetype asm -o - %s \
; RUN: | FileCheck %s
; RUN: | FileCheck %s -check-prefix CHECK-WIN
; RUN: llc -mtriple thumbv7-windows-gnu -relocation-model pic -filetype asm -o - %s \
; RUN: | FileCheck %s -check-prefix CHECK-GNU
@external = external global i8
@ -9,8 +12,12 @@ entry:
ret i8 %0
}
; CHECK-LABEL: return_external
; CHECK: movw r0, :lower16:external
; CHECK: movt r0, :upper16:external
; CHECK: ldrb r0, [r0]
; CHECK-WIN-LABEL: return_external
; CHECK-WIN: movw r0, :lower16:external
; CHECK-WIN: movt r0, :upper16:external
; CHECK-WIN: ldrb r0, [r0]
; CHECK-GNU-LABEL: return_external
; CHECK-GNU: movw r0, :lower16:external
; CHECK-GNU: movt r0, :upper16:external
; CHECK-GNU: ldrb r0, [r0]

12
test/CodeGen/ARM/Windows/structors.ll
View File

@ -1,4 +1,8 @@
; RUN: llc -mtriple thumbv7-windows-itanium -o - %s | FileCheck %s
; RUN: llc -mtriple thumbv7-windows-itanium -o - %s \
; RUN: | FileCheck %s -check-prefix CHECK-WIN
; RUN: llc -mtriple thumbv7-windows-gnu -o - %s \
; RUN: | FileCheck %s -check-prefix CHECK-GNU
@llvm.global_ctors = appending global [1 x { i32, void ()*, i8* }] [{ i32, void ()*, i8* } { i32 65535, void ()* @function, i8* null }]
@ -7,6 +11,8 @@ entry:
ret void
}
; CHECK: .section .CRT$XCU,"dr"
; CHECK: .long function
; CHECK-WIN: .section .CRT$XCU,"dr"
; CHECK-WIN: .long function
; CHECK-GNU: .section .ctors,"dw"
; CHECK-GNU: .long function