6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 04:30:12 +00:00
Code Issues Projects Releases Wiki Activity

Remove pointless assertion after r190376

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190565 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Matt Arsenault 2013-09-12 01:07:49 +00:00
parent d24ba9ff6e
commit 6fc4f7e2b6
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp
View File

@ -600,8 +600,6 @@ SDValue VectorLegalizer::ExpandSELECT(SDValue Op) {
// Generate a mask operand.
EVT MaskTy = VT.changeVectorElementTypeToInteger();
assert(MaskTy.getSizeInBits() == Op1.getValueType().getSizeInBits()
&& "Invalid mask size");
// What is the size of each element in the vector mask.
EVT BitTy = MaskTy.getScalarType();