6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-21 18:29:45 +00:00
Code Issues Projects Releases Wiki Activity

PerformSubCombine to work on integers larger than i128. Fixes a crasher.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@138354 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nick Lewycky 2011-08-23 19:01:24 +00:00
parent 743c0fa779
commit 726ebd6ff3
2 changed files with 20 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/X86ISelLowering.cpp
View File

@ -13293,20 +13293,18 @@ static SDValue PerformSubCombine(SDNode *N, SelectionDAG &DAG) {
// X86 can't encode an immediate LHS of a sub. See if we can push the
// negation into a preceding instruction.
if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op0)) {
uint64_t Op0C = C->getSExtValue();
// If the RHS of the sub is a XOR with one use and a constant, invert the
// immediate. Then add one to the LHS of the sub so we can turn
// X-Y -> X+~Y+1, saving one register.
if (Op1->hasOneUse() && Op1.getOpcode() == ISD::XOR &&
isa<ConstantSDNode>(Op1.getOperand(1))) {
uint64_t XorC = cast<ConstantSDNode>(Op1.getOperand(1))->getSExtValue();
APInt XorC = cast<ConstantSDNode>(Op1.getOperand(1))->getAPIntValue();
EVT VT = Op0.getValueType();
SDValue NewXor = DAG.getNode(ISD::XOR, Op1.getDebugLoc(), VT,
Op1.getOperand(0),
DAG.getConstant(~XorC, VT));
return DAG.getNode(ISD::ADD, N->getDebugLoc(), VT, NewXor,
DAG.getConstant(Op0C+1, VT));
DAG.getConstant(C->getAPIntValue()+1, VT));
}
}

18
test/CodeGen/X86/2011-08-23-PerformSubCombine128.ll Normal file
View File

@ -0,0 +1,18 @@
; RUN: llc -march=x86-64 -O2 < %s
define void @test(i64 %add127.tr.i2686) {
entry:
%conv143.i2687 = and i64 %add127.tr.i2686, 72057594037927935
%conv76.i2623 = zext i64 %conv143.i2687 to i128
%mul148.i2338 = mul i128 0, %conv76.i2623
%add149.i2339 = add i128 %mul148.i2338, 0
%add.i2303 = add i128 0, 170141183460469229370468033484042534912
%add6.i2270 = add i128 %add.i2303, 0
%sub58.i2271 = sub i128 %add6.i2270, %add149.i2339
%add71.i2272 = add i128 %sub58.i2271, 0
%add105.i2273 = add i128 %add71.i2272, 0
%add116.i2274 = add i128 %add105.i2273, 0
%shr124.i2277 = lshr i128 %add116.i2274, 56
%add116.tr.i2280 = trunc i128 %add116.i2274 to i64
ret void
}