6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-27 15:29:51 +00:00
Code Issues Projects Releases Wiki Activity

Use SUBREG_TO_REG instead of INSERT_SUBREG to model x86-64's

Browse Source 
implicit zero-extend.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@86196 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2009-11-05 23:53:08 +00:00
parent eb3567cd49
commit 7289ed2ee7
1 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/X86/X86ISelDAGToDAG.cpp
View File

@ -1949,14 +1949,12 @@ SDNode *X86DAGToDAGISel::Select(SDValue N) {
0); 0);
// We just did a 32-bit clear, insert it into a 64-bit register to // We just did a 32-bit clear, insert it into a 64-bit register to
// clear the whole 64-bit reg. // clear the whole 64-bit reg.
SDValue Undef = SDValue Zero = CurDAG->getTargetConstant(0, MVT::i64);
SDValue(CurDAG->getMachineNode(TargetInstrInfo::IMPLICIT_DEF,
dl, MVT::i64), 0);
SDValue SubRegNo = SDValue SubRegNo =
CurDAG->getTargetConstant(X86::SUBREG_32BIT, MVT::i32); CurDAG->getTargetConstant(X86::SUBREG_32BIT, MVT::i32);
ClrNode = ClrNode =
SDValue(CurDAG->getMachineNode(TargetInstrInfo::INSERT_SUBREG, dl, SDValue(CurDAG->getMachineNode(TargetInstrInfo::SUBREG_TO_REG, dl,
MVT::i64, Undef, ClrNode, SubRegNo), MVT::i64, Zero, ClrNode, SubRegNo),
0); 0);
} else { } else {
ClrNode = SDValue(CurDAG->getMachineNode(ClrOpcode, dl, NVT), 0); ClrNode = SDValue(CurDAG->getMachineNode(ClrOpcode, dl, NVT), 0);