6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-24 09:29:42 +00:00
Code Issues Projects Releases Wiki Activity

Remove an assumption of default arguments. This is in anticipation of a

Browse Source 
change to SelectionDAG build APIs.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@96232 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
David Greene 2010-02-15 16:55:58 +00:00
parent f749efae8b
commit 73657df388
2 changed files with 14 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/CellSPU/SPUISelDAGToDAG.cpp
View File

@ -314,7 +314,7 @@ namespace {
return SelectCode(CurDAG->getLoad(vecVT, dl, return SelectCode(CurDAG->getLoad(vecVT, dl,
CurDAG->getEntryNode(), CGPoolOffset, CurDAG->getEntryNode(), CGPoolOffset,
PseudoSourceValue::getConstantPool(), 0, PseudoSourceValue::getConstantPool(), 0,
false, Alignment).getNode()); false, false, Alignment).getNode());
} }
/// Select - Convert the specified operand from a target-independent to a /// Select - Convert the specified operand from a target-independent to a

21
lib/Target/CellSPU/SPUISelLowering.cpp
View File

@ -669,7 +669,7 @@ LowerLOAD(SDValue Op, SelectionDAG &DAG, const SPUSubtarget *ST) {
// Re-emit as a v16i8 vector load // Re-emit as a v16i8 vector load
result = DAG.getLoad(MVT::v16i8, dl, the_chain, basePtr, result = DAG.getLoad(MVT::v16i8, dl, the_chain, basePtr,
LN->getSrcValue(), LN->getSrcValueOffset(), LN->getSrcValue(), LN->getSrcValueOffset(),
LN->isVolatile(), 16); LN->isVolatile(), LN->isNonTemporal(), 16);
// Update the chain // Update the chain
the_chain = result.getValue(1); the_chain = result.getValue(1);
@ -820,7 +820,7 @@ LowerSTORE(SDValue Op, SelectionDAG &DAG, const SPUSubtarget *ST) {
// Re-emit as a v16i8 vector load // Re-emit as a v16i8 vector load
alignLoadVec = DAG.getLoad(MVT::v16i8, dl, the_chain, basePtr, alignLoadVec = DAG.getLoad(MVT::v16i8, dl, the_chain, basePtr,
SN->getSrcValue(), SN->getSrcValueOffset(), SN->getSrcValue(), SN->getSrcValueOffset(),
SN->isVolatile(), 16); SN->isVolatile(), SN->isNonTemporal(), 16);
// Update the chain // Update the chain
the_chain = alignLoadVec.getValue(1); the_chain = alignLoadVec.getValue(1);
@ -861,7 +861,8 @@ LowerSTORE(SDValue Op, SelectionDAG &DAG, const SPUSubtarget *ST) {
result = DAG.getStore(the_chain, dl, result, basePtr, result = DAG.getStore(the_chain, dl, result, basePtr,
LN->getSrcValue(), LN->getSrcValueOffset(), LN->getSrcValue(), LN->getSrcValueOffset(),
LN->isVolatile(), LN->getAlignment()); LN->isVolatile(), LN->isNonTemporal(),
LN->getAlignment());
#if 0 && !defined(NDEBUG) #if 0 && !defined(NDEBUG)
if (DebugFlag && isCurrentDebugType(DEBUG_TYPE)) { if (DebugFlag && isCurrentDebugType(DEBUG_TYPE)) {
@ -1086,7 +1087,7 @@ SPUTargetLowering::LowerFormalArguments(SDValue Chain,
// or we're forced to do vararg // or we're forced to do vararg
int FI = MFI->CreateFixedObject(ObjSize, ArgOffset, true, false); int FI = MFI->CreateFixedObject(ObjSize, ArgOffset, true, false);
SDValue FIN = DAG.getFrameIndex(FI, PtrVT); SDValue FIN = DAG.getFrameIndex(FI, PtrVT);
ArgVal = DAG.getLoad(ObjectVT, dl, Chain, FIN, NULL, 0); ArgVal = DAG.getLoad(ObjectVT, dl, Chain, FIN, NULL, 0, false, false, 0);
ArgOffset += StackSlotSize; ArgOffset += StackSlotSize;
} }
@ -1108,7 +1109,8 @@ SPUTargetLowering::LowerFormalArguments(SDValue Chain,
true, false); true, false);
SDValue FIN = DAG.getFrameIndex(VarArgsFrameIndex, PtrVT); SDValue FIN = DAG.getFrameIndex(VarArgsFrameIndex, PtrVT);
SDValue ArgVal = DAG.getRegister(ArgRegs[ArgRegIdx], MVT::v16i8); SDValue ArgVal = DAG.getRegister(ArgRegs[ArgRegIdx], MVT::v16i8);
SDValue Store = DAG.getStore(Chain, dl, ArgVal, FIN, NULL, 0); SDValue Store = DAG.getStore(Chain, dl, ArgVal, FIN, NULL, 0,
false, false, 0);
Chain = Store.getOperand(0); Chain = Store.getOperand(0);
MemOps.push_back(Store); MemOps.push_back(Store);
@ -1190,7 +1192,8 @@ SPUTargetLowering::LowerCall(SDValue Chain, SDValue Callee,
if (ArgRegIdx != NumArgRegs) { if (ArgRegIdx != NumArgRegs) {
RegsToPass.push_back(std::make_pair(ArgRegs[ArgRegIdx++], Arg)); RegsToPass.push_back(std::make_pair(ArgRegs[ArgRegIdx++], Arg));
} else { } else {
MemOpChains.push_back(DAG.getStore(Chain, dl, Arg, PtrOff, NULL, 0)); MemOpChains.push_back(DAG.getStore(Chain, dl, Arg, PtrOff, NULL, 0,
false, false, 0));
ArgOffset += StackSlotSize; ArgOffset += StackSlotSize;
} }
break; break;
@ -1199,7 +1202,8 @@ SPUTargetLowering::LowerCall(SDValue Chain, SDValue Callee,
if (ArgRegIdx != NumArgRegs) { if (ArgRegIdx != NumArgRegs) {
RegsToPass.push_back(std::make_pair(ArgRegs[ArgRegIdx++], Arg)); RegsToPass.push_back(std::make_pair(ArgRegs[ArgRegIdx++], Arg));
} else { } else {
MemOpChains.push_back(DAG.getStore(Chain, dl, Arg, PtrOff, NULL, 0)); MemOpChains.push_back(DAG.getStore(Chain, dl, Arg, PtrOff, NULL, 0,
false, false, 0));
ArgOffset += StackSlotSize; ArgOffset += StackSlotSize;
} }
break; break;
@ -1212,7 +1216,8 @@ SPUTargetLowering::LowerCall(SDValue Chain, SDValue Callee,
if (ArgRegIdx != NumArgRegs) { if (ArgRegIdx != NumArgRegs) {
RegsToPass.push_back(std::make_pair(ArgRegs[ArgRegIdx++], Arg)); RegsToPass.push_back(std::make_pair(ArgRegs[ArgRegIdx++], Arg));
} else { } else {
MemOpChains.push_back(DAG.getStore(Chain, dl, Arg, PtrOff, NULL, 0)); MemOpChains.push_back(DAG.getStore(Chain, dl, Arg, PtrOff, NULL, 0,
false, false, 0));
ArgOffset += StackSlotSize; ArgOffset += StackSlotSize;
} }
break; break;