6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-25 13:24:46 +00:00
Code Issues Projects Releases Wiki Activity

Expand mips16 SelT form pseudso/macros.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@175862 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Reed Kotler
2013-02-22 05:10:51 +00:00
parent b704ffbb46
commit 7617d032ae
10 changed files with 166 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
test/CodeGen/Mips/selTBteqzCmpi.ll Normal file
View File

@@ -0,0 +1,26 @@
; RUN: llc -march=mipsel -mcpu=mips16 -relocation-model=pic < %s | FileCheck %s -check-prefix=16
@i = global i32 1, align 4
@j = global i32 2, align 4
@a = global i32 5, align 4
@.str = private unnamed_addr constant [8 x i8] c"%i = 2\0A\00", align 1
@k = common global i32 0, align 4
define void @t() nounwind "target-cpu"="mips16" "target-features"="+mips16,+o32" {
entry:
%0 = load i32* @a, align 4
%cmp = icmp eq i32 %0, 10
%1 = load i32* @i, align 4
%2 = load i32* @j, align 4
%cond = select i1 %cmp, i32 %1, i32 %2
store i32 %cond, i32* @i, align 4
ret void
}
attributes #0 = { nounwind "target-cpu"="mips16" "target-features"="+mips16,+o32" }
; 16: cmpi ${{[0-9]+}}, 10
; 16: bteqz $BB{{[0-9]+}}_{{[0-9]}}