6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-16 12:24:03 +00:00
Code Issues Projects Releases Wiki Activity

Enable generating PPC pre-increment (r+imm) instructions by default.

Browse Source 
It seems that this no longer causes test suite failures on PPC64 (after r157159),
and often gives a performance benefit, so it can be enabled by default.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@157911 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Hal Finkel
2012-06-04 02:21:00 +00:00
parent 761cb06756
commit 77838f9ca9
3 changed files with 6 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/PowerPC/PPCISelLowering.cpp
View File

@ -51,9 +51,8 @@ static bool CC_PPC_SVR4_Custom_AlignFPArgRegs(unsigned &ValNo, MVT &ValVT,
ISD::ArgFlagsTy &ArgFlags, ISD::ArgFlagsTy &ArgFlags,
CCState &State); CCState &State);
static cl::opt<bool> EnablePPCPreinc("enable-ppc-preinc", static cl::opt<bool> DisablePPCPreinc("disable-ppc-preinc",
cl::desc("enable preincrement load/store generation on PPC (experimental)"), cl::desc("disable preincrement load/store generation on PPC"), cl::Hidden);
cl::Hidden);
static TargetLoweringObjectFile *CreateTLOF(const PPCTargetMachine &TM) { static TargetLoweringObjectFile *CreateTLOF(const PPCTargetMachine &TM) {
if (TM.getSubtargetImpl()->isDarwin()) if (TM.getSubtargetImpl()->isDarwin())
@ -1084,8 +1083,7 @@ bool PPCTargetLowering::getPreIndexedAddressParts(SDNode *N, SDValue &Base,
SDValue &Offset, SDValue &Offset,
ISD::MemIndexedMode &AM, ISD::MemIndexedMode &AM,
SelectionDAG &DAG) const { SelectionDAG &DAG) const {
// Disabled by default for now. if (DisablePPCPreinc) return false;
if (!EnablePPCPreinc) return false;
SDValue Ptr; SDValue Ptr;
EVT VT; EVT VT;

4
test/CodeGen/PowerPC/mem_update.ll
View File

@ -1,6 +1,6 @@
; RUN: llc < %s -march=ppc32 -enable-ppc-preinc | \ ; RUN: llc < %s -march=ppc32 | \
; RUN: not grep addi ; RUN: not grep addi
; RUN: llc < %s -march=ppc64 -enable-ppc-preinc | \ ; RUN: llc < %s -march=ppc64 | \
; RUN: not grep addi ; RUN: not grep addi
@Glob = global i64 4 @Glob = global i64 4

2
test/CodeGen/PowerPC/stwu8.ll
View File

@ -1,4 +1,4 @@
; RUN: llc -enable-ppc-preinc < %s | FileCheck %s ; RUN: llc < %s | FileCheck %s
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v128:128:128-n32:64" target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v128:128:128-n32:64"
target triple = "powerpc64-unknown-linux-gnu" target triple = "powerpc64-unknown-linux-gnu"