mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-26 07:29:55 +00:00
Mark non-VEX forms of AES instructions as requiring SSE2 to be enabled along with AES. Since that's required for the XMM registers to be valid for integer data. Doesn't change any behavior though since you can't use an intrinsic with an illegal type anyway. Just makes it consistent with the VEX forms.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@147344 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
d65c7da5b0
commit
78be212d1b
@ -483,12 +483,12 @@ class AVX2AIi8<bits<8> o, Format F, dag outs, dag ins, string asm,
|
||||
class AES8I<bits<8> o, Format F, dag outs, dag ins, string asm,
|
||||
list<dag>pattern>
|
||||
: I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8,
|
||||
Requires<[HasAES]>;
|
||||
Requires<[HasSSE2, HasAES]>;
|
||||
|
||||
class AESAI<bits<8> o, Format F, dag outs, dag ins, string asm,
|
||||
list<dag> pattern>
|
||||
: Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TA,
|
||||
Requires<[HasAES]>;
|
||||
Requires<[HasSSE2, HasAES]>;
|
||||
|
||||
// CLMUL Instruction Templates
|
||||
class CLMULIi8<bits<8> o, Format F, dag outs, dag ins, string asm,
|
||||
|
Loading…
Reference in New Issue
Block a user