mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-23 02:29:18 +00:00
need to fix 'make check' tests first. revert for a moment.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@99569 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
bd17bc96bf
commit
78e496e165
@ -49,14 +49,8 @@ def FeatureFP16 : SubtargetFeature<"fp16", "HasFP16", "true",
|
||||
// FIXME: Currently, this is only flagged for Cortex-A8. It may be true for
|
||||
// others as well. We should do more benchmarking and confirm one way or
|
||||
// the other.
|
||||
def FeatureHasSlowVMLx : SubtargetFeature<"vmlx", "SlowVMLx", "true",
|
||||
"Disable VFP MAC instructions">;
|
||||
// Some processors benefit from using NEON instructions for scalar
|
||||
// single-precision FP operations.
|
||||
def FeatureNEONForFP : SubtargetFeature<"neonfp", "UseNEONForSinglePrecisionFP",
|
||||
"true",
|
||||
"Use NEON for single precision FP">;
|
||||
|
||||
def HasSlowVMLx : SubtargetFeature<"vmlx", "SlowVMLx", "true",
|
||||
"Disable VFP MAC instructions">;
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// ARM Processors supported.
|
||||
@ -121,8 +115,7 @@ def : Processor<"arm1156t2f-s", ARMV6Itineraries,
|
||||
|
||||
// V7 Processors.
|
||||
def : Processor<"cortex-a8", CortexA8Itineraries,
|
||||
[ArchV7A, FeatureThumb2, FeatureNEON, FeatureHasSlowVMLx,
|
||||
FeatureNEONForFP]>;
|
||||
[ArchV7A, FeatureThumb2, FeatureNEON, HasSlowVMLx]>;
|
||||
def : ProcNoItin<"cortex-a9", [ArchV7A, FeatureThumb2, FeatureNEON]>;
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
@ -22,6 +22,10 @@ using namespace llvm;
|
||||
static cl::opt<bool>
|
||||
ReserveR9("arm-reserve-r9", cl::Hidden,
|
||||
cl::desc("Reserve R9, making it unavailable as GPR"));
|
||||
static cl::opt<bool>
|
||||
UseNEONFP("arm-use-neon-fp",
|
||||
cl::desc("Use NEON for single-precision FP"),
|
||||
cl::init(false), cl::Hidden);
|
||||
|
||||
static cl::opt<bool>
|
||||
UseMOVT("arm-use-movt",
|
||||
@ -31,7 +35,7 @@ ARMSubtarget::ARMSubtarget(const std::string &TT, const std::string &FS,
|
||||
bool isT)
|
||||
: ARMArchVersion(V4)
|
||||
, ARMFPUType(None)
|
||||
, UseNEONForSinglePrecisionFP(false)
|
||||
, UseNEONForSinglePrecisionFP(UseNEONFP)
|
||||
, SlowVMLx(false)
|
||||
, IsThumb(isT)
|
||||
, ThumbMode(Thumb1)
|
||||
@ -112,6 +116,14 @@ ARMSubtarget::ARMSubtarget(const std::string &TT, const std::string &FS,
|
||||
|
||||
if (!isThumb() || hasThumb2())
|
||||
PostRAScheduler = true;
|
||||
|
||||
// Set CPU specific features.
|
||||
if (CPUString == "cortex-a8") {
|
||||
// On Cortex-a8, it's faster to perform some single-precision FP
|
||||
// operations with NEON instructions.
|
||||
if (UseNEONFP.getPosition() == 0)
|
||||
UseNEONForSinglePrecisionFP = true;
|
||||
}
|
||||
}
|
||||
|
||||
/// GVIsIndirectSymbol - true if the GV will be accessed via an indirect symbol.
|
||||
|
Loading…
Reference in New Issue
Block a user