mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-05 13:26:55 +00:00
Changes to allow explicit physical register arguments that have been
preallocated. While reg-to-reg dependences were already handled, this change required new code for adding edges to/from call instructions. This was part of the extensive changes to the way code generation occurs for function call arguments and return values. See log for CodeGen/PhyRegAlloc.cpp. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@6467 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -287,13 +287,15 @@ private:
|
||||
|
||||
void buildNodesForBB (const TargetMachine& target,
|
||||
MachineBasicBlock &MBB,
|
||||
std::vector<SchedGraphNode*>& memNod,
|
||||
std::vector<SchedGraphNode*>& memNV,
|
||||
std::vector<SchedGraphNode*>& callNV,
|
||||
RegToRefVecMap& regToRefVecMap,
|
||||
ValueToDefVecMap& valueToDefVecMap);
|
||||
|
||||
void findDefUseInfoAtInstr (const TargetMachine& target,
|
||||
SchedGraphNode* node,
|
||||
std::vector<SchedGraphNode*>& memNode,
|
||||
std::vector<SchedGraphNode*>& memNV,
|
||||
std::vector<SchedGraphNode*>& callNV,
|
||||
RegToRefVecMap& regToRefVecMap,
|
||||
ValueToDefVecMap& valueToDefVecMap);
|
||||
|
||||
@@ -304,11 +306,10 @@ private:
|
||||
void addCDEdges (const TerminatorInst* term,
|
||||
const TargetMachine& target);
|
||||
|
||||
void addMemEdges (const std::vector<SchedGraphNode*>& memNod,
|
||||
void addMemEdges (const std::vector<SchedGraphNode*>& memNV,
|
||||
const TargetMachine& target);
|
||||
|
||||
void addCallCCEdges (const std::vector<SchedGraphNode*>& memNod,
|
||||
MachineBasicBlock& bbMvec,
|
||||
void addCallDepEdges (const std::vector<SchedGraphNode*>& callNV,
|
||||
const TargetMachine& target);
|
||||
|
||||
void addMachineRegEdges (RegToRefVecMap& regToRefVecMap,
|
||||
|
Reference in New Issue
Block a user