6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-18 11:24:01 +00:00
Code Issues Projects Releases Wiki Activity

Moved class MachineCodeForBasicBlock to MachineCodeForBasicBlock.{cpp,h}.

Browse Source 
An (explicit or implicit) operand may now be both a def and a use.
Also add a set of regs used by each instruction.
dump() no longer takes an optional argument, which doesn't work in gdb.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@2821 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Vikram S. Adve
2002-07-08 22:38:45 +00:00
parent 1871b2f1c2
commit 7a4be9580e
2 changed files with 109 additions and 109 deletions
Download Patch File Download Diff File Expand all files Collapse all files

36
lib/CodeGen/MachineInstr.cpp
View File

@ -42,13 +42,16 @@ MachineInstr::MachineInstr(MachineOpCode _opCode,
void
MachineInstr::SetMachineOperandVal(unsigned int i,
MachineOperand::MachineOperandType operandType,
Value* _val, bool isdef=false)
MachineOperand::MachineOperandType opType,
Value* _val,
bool isdef=false,
bool isDefAndUse=false)
{
assert(i < operands.size());
operands[i].Initialize(operandType, _val);
operands[i].Initialize(opType, _val);
operands[i].isDef = isdef ||
TargetInstrDescriptors[opCode].resultPos == (int) i;
operands[i].isDefAndUse = isDefAndUse;
}
void
@ -61,27 +64,36 @@ MachineInstr::SetMachineOperandConst(unsigned int i,
"immed. constant cannot be defined");
operands[i].InitializeConst(operandType, intValue);
operands[i].isDef = false;
operands[i].isDefAndUse = false;
}
void
MachineInstr::SetMachineOperandReg(unsigned int i,
int regNum,
bool isdef=false,
bool isDefAndUse=false,
bool isCCReg=false)
{
assert(i < operands.size());
operands[i].InitializeReg(regNum, isCCReg);
operands[i].isDef = isdef ||
TargetInstrDescriptors[opCode].resultPos == (int) i;
operands[i].isDefAndUse = isDefAndUse;
regsUsed.insert(regNum);
}
void
MachineInstr::dump(unsigned int indent) const
MachineInstr::SetRegForOperand(unsigned i, int regNum)
{
for (unsigned i=0; i < indent; i++)
cerr << " ";
cerr << *this;
operands[i].setRegForValue(regNum);
regsUsed.insert(regNum);
}
void
MachineInstr::dump() const
{
cerr << " " << *this;
}
static inline std::ostream &OutputValue(std::ostream &os,
@ -101,7 +113,9 @@ std::ostream &operator<<(std::ostream& os, const MachineInstr& minstr)
for (unsigned i=0, N=minstr.getNumOperands(); i < N; i++) {
os << "\t" << minstr.getOperand(i);
if( minstr.getOperand(i).opIsDef() )
if( minstr.operandIsDefined(i) )
os << "*";
if( minstr.operandIsDefinedAndUsed(i) )
os << "*";
}
@ -112,6 +126,7 @@ std::ostream &operator<<(std::ostream& os, const MachineInstr& minstr)
for(unsigned z=0; z < NumOfImpRefs; z++) {
OutputValue(os, minstr.getImplicitRef(z));
if( minstr.implicitRefIsDefined(z)) os << "*";
if( minstr.implicitRefIsDefinedAndUsed(z)) os << "*";
os << "\t";
}
}
@ -136,7 +151,6 @@ static inline std::ostream &OutputOperand(std::ostream &os,
}
}
std::ostream &operator<<(std::ostream &os, const MachineOperand &mop)
{
switch(mop.opType)
@ -160,7 +174,7 @@ std::ostream &operator<<(std::ostream &os, const MachineOperand &mop)
if (opVal->hasName())
os << opVal->getName();
else
os << opVal;
os << (const void*) opVal;
return os << ")";
}
default: