mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 02:29:22 +00:00
[mips][mips64r6] Use JALR for returns instead of JR (which is not available on MIPS32r6/MIPS64r6)
Summary: RET, and RET_MM have been replaced by a pseudo named PseudoReturn. In addition a version with a 64-bit GPR named PseudoReturn64 has been added. Instruction selection for a return matches RetRA, which is expanded post register allocation to PseudoReturn/PseudoReturn64. During MipsAsmPrinter, this PseudoReturn/PseudoReturn64 are emitted as: - (JALR64 $zero, $rs) on MIPS64r6 - (JALR $zero, $rs) on MIPS32r6 - (JR_MM $rs) on microMIPS - (JR $rs) otherwise On MIPS32r6/MIPS64r6, 'jr $rs' is an alias for 'jalr $zero, $rs'. To aid development and review (specifically, to ensure all cases of jr are updated), these aliases are temporarily named 'r6.jr' instead of 'jr'. A follow up patch will change them back to the correct mnemonic. Added (JALR $zero, $rs) to MipsNaClELFStreamer's definition of an indirect jump, and removed it from its definition of a call. Note: I haven't accounted for MIPS64 in MipsNaClELFStreamer since it's doesn't appear to account for any MIPS64-specifics. The return instruction created as part of eh_return expansion is now expanded using expandRetRA() so we use the right return instruction on MIPS32r6/MIPS64r6 ('jalr $zero, $rs'). Also, fixed a misuse of isABI_N64() to detect 64-bit wide registers in expandEhReturn(). Reviewers: jkolek, vmedic, mseaborn, zoran.jovanovic, dsanders Reviewed By: dsanders Subscribers: llvm-commits Differential Revision: http://reviews.llvm.org/D4268 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@212604 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
3b52084af8
commit
7c2ef822f7
@ -48,7 +48,13 @@ private:
|
|||||||
bool PendingCall;
|
bool PendingCall;
|
||||||
|
|
||||||
bool isIndirectJump(const MCInst &MI) {
|
bool isIndirectJump(const MCInst &MI) {
|
||||||
return MI.getOpcode() == Mips::JR || MI.getOpcode() == Mips::RET;
|
if (MI.getOpcode() == Mips::JALR) {
|
||||||
|
// MIPS32r6/MIPS64r6 doesn't have a JR instruction and uses JALR instead.
|
||||||
|
// JALR is an indirect branch if the link register is $0.
|
||||||
|
assert(MI.getOperand(0).isReg());
|
||||||
|
return MI.getOperand(0).getReg() == Mips::ZERO;
|
||||||
|
}
|
||||||
|
return MI.getOpcode() == Mips::JR;
|
||||||
}
|
}
|
||||||
|
|
||||||
bool isStackPointerFirstOperand(const MCInst &MI) {
|
bool isStackPointerFirstOperand(const MCInst &MI) {
|
||||||
@ -56,7 +62,9 @@ private:
|
|||||||
&& MI.getOperand(0).getReg() == Mips::SP);
|
&& MI.getOperand(0).getReg() == Mips::SP);
|
||||||
}
|
}
|
||||||
|
|
||||||
bool isCall(unsigned Opcode, bool *IsIndirectCall) {
|
bool isCall(const MCInst &MI, bool *IsIndirectCall) {
|
||||||
|
unsigned Opcode = MI.getOpcode();
|
||||||
|
|
||||||
*IsIndirectCall = false;
|
*IsIndirectCall = false;
|
||||||
|
|
||||||
switch (Opcode) {
|
switch (Opcode) {
|
||||||
@ -71,6 +79,12 @@ private:
|
|||||||
return true;
|
return true;
|
||||||
|
|
||||||
case Mips::JALR:
|
case Mips::JALR:
|
||||||
|
// JALR is only a call if the link register is not $0. Otherwise it's an
|
||||||
|
// indirect branch.
|
||||||
|
assert(MI.getOperand(0).isReg());
|
||||||
|
if (MI.getOperand(0).getReg() == Mips::ZERO)
|
||||||
|
return false;
|
||||||
|
|
||||||
*IsIndirectCall = true;
|
*IsIndirectCall = true;
|
||||||
return true;
|
return true;
|
||||||
}
|
}
|
||||||
@ -154,7 +168,7 @@ public:
|
|||||||
// Sandbox calls by aligning call and branch delay to the bundle end.
|
// Sandbox calls by aligning call and branch delay to the bundle end.
|
||||||
// For indirect calls, emit the mask before the call.
|
// For indirect calls, emit the mask before the call.
|
||||||
bool IsIndirectCall;
|
bool IsIndirectCall;
|
||||||
if (isCall(Inst.getOpcode(), &IsIndirectCall)) {
|
if (isCall(Inst, &IsIndirectCall)) {
|
||||||
if (PendingCall)
|
if (PendingCall)
|
||||||
report_fatal_error("Dangerous instruction in branch delay slot!");
|
report_fatal_error("Dangerous instruction in branch delay slot!");
|
||||||
|
|
||||||
|
@ -246,7 +246,6 @@ let DecoderNamespace = "MicroMips", Predicates = [InMicroMips] in {
|
|||||||
}
|
}
|
||||||
def JR_MM : MMRel, IndirectBranch<"jr", GPR32Opnd>, JR_FM_MM<0x3c>;
|
def JR_MM : MMRel, IndirectBranch<"jr", GPR32Opnd>, JR_FM_MM<0x3c>;
|
||||||
def JALR_MM : JumpLinkReg<"jalr", GPR32Opnd>, JALR_FM_MM<0x03c>;
|
def JALR_MM : JumpLinkReg<"jalr", GPR32Opnd>, JALR_FM_MM<0x03c>;
|
||||||
def RET_MM : MMRel, RetBase<"ret", GPR32Opnd>, JR_FM_MM<0x3c>;
|
|
||||||
|
|
||||||
/// Branch Instructions
|
/// Branch Instructions
|
||||||
def BEQ_MM : MMRel, CBranch<"beq", brtarget_mm, seteq, GPR32Opnd>,
|
def BEQ_MM : MMRel, CBranch<"beq", brtarget_mm, seteq, GPR32Opnd>,
|
||||||
|
@ -733,6 +733,7 @@ def SWC2_R6 : SWC2_R6_ENC, SWC2_R6_DESC, ISA_MIPS32R6;
|
|||||||
//===----------------------------------------------------------------------===//
|
//===----------------------------------------------------------------------===//
|
||||||
|
|
||||||
def : MipsInstAlias<"sdbbp", (SDBBP_R6 0)>, ISA_MIPS32R6;
|
def : MipsInstAlias<"sdbbp", (SDBBP_R6 0)>, ISA_MIPS32R6;
|
||||||
|
def : MipsInstAlias<"jr $rs", (JALR ZERO, GPR32Opnd:$rs), 1>, ISA_MIPS32R6;
|
||||||
|
|
||||||
//===----------------------------------------------------------------------===//
|
//===----------------------------------------------------------------------===//
|
||||||
//
|
//
|
||||||
|
@ -186,6 +186,8 @@ def JALR64Pseudo : JumpLinkRegPseudo<GPR64Opnd, JALR, RA, GPR32Opnd>;
|
|||||||
def TAILCALL64_R : TailCallReg<GPR64Opnd, JR, GPR32Opnd>;
|
def TAILCALL64_R : TailCallReg<GPR64Opnd, JR, GPR32Opnd>;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
def PseudoReturn64 : PseudoReturnBase<GPR64Opnd>;
|
||||||
|
|
||||||
/// Multiply and Divide Instructions.
|
/// Multiply and Divide Instructions.
|
||||||
def DMULT : Mult<"dmult", II_DMULT, GPR64Opnd, [HI0_64, LO0_64]>,
|
def DMULT : Mult<"dmult", II_DMULT, GPR64Opnd, [HI0_64, LO0_64]>,
|
||||||
MULT_FM<0, 0x1c>, ISA_MIPS3_NOT_32R6_64R6;
|
MULT_FM<0, 0x1c>, ISA_MIPS3_NOT_32R6_64R6;
|
||||||
|
@ -105,6 +105,14 @@ let DecoderNamespace = "Mips32r6_64r6_GP64" in {
|
|||||||
def SELNEZ64 : SELNEZ_ENC, SELNEZ64_DESC, ISA_MIPS32R6, GPR_64;
|
def SELNEZ64 : SELNEZ_ENC, SELNEZ64_DESC, ISA_MIPS32R6, GPR_64;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
//===----------------------------------------------------------------------===//
|
||||||
|
//
|
||||||
|
// Instruction Aliases
|
||||||
|
//
|
||||||
|
//===----------------------------------------------------------------------===//
|
||||||
|
|
||||||
|
def : MipsInstAlias<"jr $rs", (JALR64 ZERO_64, GPR64Opnd:$rs), 1>, ISA_MIPS64R6;
|
||||||
|
|
||||||
//===----------------------------------------------------------------------===//
|
//===----------------------------------------------------------------------===//
|
||||||
//
|
//
|
||||||
// Patterns and Pseudo Instructions
|
// Patterns and Pseudo Instructions
|
||||||
|
@ -91,6 +91,42 @@ bool MipsAsmPrinter::lowerOperand(const MachineOperand &MO, MCOperand &MCOp) {
|
|||||||
|
|
||||||
#include "MipsGenMCPseudoLowering.inc"
|
#include "MipsGenMCPseudoLowering.inc"
|
||||||
|
|
||||||
|
void MipsAsmPrinter::emitPseudoReturn(MCStreamer &OutStreamer,
|
||||||
|
const MachineInstr *MI) {
|
||||||
|
// Lower PseudoReturn to JR, JR_MM, JALR, or JALR64 as appropriate for the
|
||||||
|
// target
|
||||||
|
bool HasLinkReg = false;
|
||||||
|
MCInst TmpInst0;
|
||||||
|
|
||||||
|
if (Subtarget->hasMips64r6()) {
|
||||||
|
// MIPS64r6 should use (JALR64 ZERO_64, $rs)
|
||||||
|
TmpInst0.setOpcode(Mips::JALR64);
|
||||||
|
HasLinkReg = true;
|
||||||
|
} else if (Subtarget->hasMips32r6()) {
|
||||||
|
// MIPS32r6 should use (JALR ZERO, $rs)
|
||||||
|
TmpInst0.setOpcode(Mips::JALR);
|
||||||
|
HasLinkReg = true;
|
||||||
|
} else if (Subtarget->inMicroMipsMode())
|
||||||
|
// microMIPS should use (JR_MM $rs)
|
||||||
|
TmpInst0.setOpcode(Mips::JR_MM);
|
||||||
|
else {
|
||||||
|
// Everything else should use (JR $rs)
|
||||||
|
TmpInst0.setOpcode(Mips::JR);
|
||||||
|
}
|
||||||
|
|
||||||
|
MCOperand MCOp;
|
||||||
|
|
||||||
|
if (HasLinkReg) {
|
||||||
|
unsigned ZeroReg = Subtarget->isGP64bit() ? Mips::ZERO_64 : Mips::ZERO;
|
||||||
|
TmpInst0.addOperand(MCOperand::CreateReg(ZeroReg));
|
||||||
|
}
|
||||||
|
|
||||||
|
lowerOperand(MI->getOperand(0), MCOp);
|
||||||
|
TmpInst0.addOperand(MCOp);
|
||||||
|
|
||||||
|
EmitToStreamer(OutStreamer, TmpInst0);
|
||||||
|
}
|
||||||
|
|
||||||
void MipsAsmPrinter::EmitInstruction(const MachineInstr *MI) {
|
void MipsAsmPrinter::EmitInstruction(const MachineInstr *MI) {
|
||||||
MipsTargetStreamer &TS = getTargetStreamer();
|
MipsTargetStreamer &TS = getTargetStreamer();
|
||||||
TS.setCanHaveModuleDir(false);
|
TS.setCanHaveModuleDir(false);
|
||||||
@ -144,6 +180,12 @@ void MipsAsmPrinter::EmitInstruction(const MachineInstr *MI) {
|
|||||||
if (emitPseudoExpansionLowering(OutStreamer, &*I))
|
if (emitPseudoExpansionLowering(OutStreamer, &*I))
|
||||||
continue;
|
continue;
|
||||||
|
|
||||||
|
if (I->getOpcode() == Mips::PseudoReturn ||
|
||||||
|
I->getOpcode() == Mips::PseudoReturn64) {
|
||||||
|
emitPseudoReturn(OutStreamer, &*I);
|
||||||
|
continue;
|
||||||
|
}
|
||||||
|
|
||||||
// The inMips16Mode() test is not permanent.
|
// The inMips16Mode() test is not permanent.
|
||||||
// Some instructions are marked as pseudo right now which
|
// Some instructions are marked as pseudo right now which
|
||||||
// would make the test fail for the wrong reason but
|
// would make the test fail for the wrong reason but
|
||||||
|
@ -40,6 +40,8 @@ private:
|
|||||||
bool emitPseudoExpansionLowering(MCStreamer &OutStreamer,
|
bool emitPseudoExpansionLowering(MCStreamer &OutStreamer,
|
||||||
const MachineInstr *MI);
|
const MachineInstr *MI);
|
||||||
|
|
||||||
|
void emitPseudoReturn(MCStreamer &OutStreamer, const MachineInstr *MI);
|
||||||
|
|
||||||
// lowerOperand - Convert a MachineOperand into the equivalent MCOperand.
|
// lowerOperand - Convert a MachineOperand into the equivalent MCOperand.
|
||||||
bool lowerOperand(const MachineOperand &MO, MCOperand &MCOp);
|
bool lowerOperand(const MachineOperand &MO, MCOperand &MCOp);
|
||||||
|
|
||||||
|
@ -749,14 +749,6 @@ class IndirectBranch<string opstr, RegisterOperand RO> :
|
|||||||
let isIndirectBranch = 1;
|
let isIndirectBranch = 1;
|
||||||
}
|
}
|
||||||
|
|
||||||
// Return instruction
|
|
||||||
class RetBase<string opstr, RegisterOperand RO>: JumpFR<opstr, RO> {
|
|
||||||
let isReturn = 1;
|
|
||||||
let isCodeGenOnly = 1;
|
|
||||||
let hasCtrlDep = 1;
|
|
||||||
let hasExtraSrcRegAllocReq = 1;
|
|
||||||
}
|
|
||||||
|
|
||||||
// Jump and Link (Call)
|
// Jump and Link (Call)
|
||||||
let isCall=1, hasDelaySlot=1, Defs = [RA] in {
|
let isCall=1, hasDelaySlot=1, Defs = [RA] in {
|
||||||
class JumpLink<string opstr, DAGOperand opnd> :
|
class JumpLink<string opstr, DAGOperand opnd> :
|
||||||
@ -1229,7 +1221,21 @@ def BAL_BR : BAL_BR_Pseudo<BGEZAL>;
|
|||||||
def TAILCALL : TailCall<J>;
|
def TAILCALL : TailCall<J>;
|
||||||
def TAILCALL_R : TailCallReg<GPR32Opnd, JR>;
|
def TAILCALL_R : TailCallReg<GPR32Opnd, JR>;
|
||||||
|
|
||||||
def RET : MMRel, RetBase<"ret", GPR32Opnd>, MTLO_FM<8>;
|
// Return instruction
|
||||||
|
// RetRA is expanded into this after register allocation and then MipsAsmPrinter
|
||||||
|
// expands this into JR, or JALR depending on the ISA.
|
||||||
|
class PseudoReturnBase<RegisterOperand RO> : MipsPseudo<(outs), (ins RO:$rs),
|
||||||
|
[], IIBranch> {
|
||||||
|
let isTerminator = 1;
|
||||||
|
let isBarrier = 1;
|
||||||
|
let hasDelaySlot = 1;
|
||||||
|
let isReturn = 1;
|
||||||
|
let isCodeGenOnly = 1;
|
||||||
|
let hasCtrlDep = 1;
|
||||||
|
let hasExtraSrcRegAllocReq = 1;
|
||||||
|
}
|
||||||
|
|
||||||
|
def PseudoReturn : PseudoReturnBase<GPR32Opnd>;
|
||||||
|
|
||||||
// Exception handling related node and instructions.
|
// Exception handling related node and instructions.
|
||||||
// The conversion sequence is:
|
// The conversion sequence is:
|
||||||
|
@ -272,7 +272,7 @@ bool MipsSEInstrInfo::expandPostRAPseudo(MachineBasicBlock::iterator MI) const {
|
|||||||
default:
|
default:
|
||||||
return false;
|
return false;
|
||||||
case Mips::RetRA:
|
case Mips::RetRA:
|
||||||
expandRetRA(MBB, MI, Mips::RET);
|
expandRetRA(MBB, MI);
|
||||||
break;
|
break;
|
||||||
case Mips::PseudoMFHI:
|
case Mips::PseudoMFHI:
|
||||||
Opc = isMicroMips ? Mips::MFHI16_MM : Mips::MFHI;
|
Opc = isMicroMips ? Mips::MFHI16_MM : Mips::MFHI;
|
||||||
@ -428,9 +428,14 @@ unsigned MipsSEInstrInfo::getAnalyzableBrOpc(unsigned Opc) const {
|
|||||||
}
|
}
|
||||||
|
|
||||||
void MipsSEInstrInfo::expandRetRA(MachineBasicBlock &MBB,
|
void MipsSEInstrInfo::expandRetRA(MachineBasicBlock &MBB,
|
||||||
MachineBasicBlock::iterator I,
|
MachineBasicBlock::iterator I) const {
|
||||||
unsigned Opc) const {
|
const auto &Subtarget = TM.getSubtarget<MipsSubtarget>();
|
||||||
BuildMI(MBB, I, I->getDebugLoc(), get(Opc)).addReg(Mips::RA);
|
|
||||||
|
if (Subtarget.isGP64bit())
|
||||||
|
BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn64))
|
||||||
|
.addReg(Mips::RA_64);
|
||||||
|
else
|
||||||
|
BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn)).addReg(Mips::RA);
|
||||||
}
|
}
|
||||||
|
|
||||||
std::pair<bool, bool>
|
std::pair<bool, bool>
|
||||||
@ -591,17 +596,16 @@ void MipsSEInstrInfo::expandEhReturn(MachineBasicBlock &MBB,
|
|||||||
// indirect jump to TargetReg
|
// indirect jump to TargetReg
|
||||||
const MipsSubtarget &STI = TM.getSubtarget<MipsSubtarget>();
|
const MipsSubtarget &STI = TM.getSubtarget<MipsSubtarget>();
|
||||||
unsigned ADDU = STI.isABI_N64() ? Mips::DADDu : Mips::ADDu;
|
unsigned ADDU = STI.isABI_N64() ? Mips::DADDu : Mips::ADDu;
|
||||||
unsigned JR = STI.isABI_N64() ? Mips::JR64 : Mips::JR;
|
unsigned SP = STI.isGP64bit() ? Mips::SP_64 : Mips::SP;
|
||||||
unsigned SP = STI.isABI_N64() ? Mips::SP_64 : Mips::SP;
|
unsigned RA = STI.isGP64bit() ? Mips::RA_64 : Mips::RA;
|
||||||
unsigned RA = STI.isABI_N64() ? Mips::RA_64 : Mips::RA;
|
unsigned T9 = STI.isGP64bit() ? Mips::T9_64 : Mips::T9;
|
||||||
unsigned T9 = STI.isABI_N64() ? Mips::T9_64 : Mips::T9;
|
unsigned ZERO = STI.isGP64bit() ? Mips::ZERO_64 : Mips::ZERO;
|
||||||
unsigned ZERO = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO;
|
|
||||||
unsigned OffsetReg = I->getOperand(0).getReg();
|
unsigned OffsetReg = I->getOperand(0).getReg();
|
||||||
unsigned TargetReg = I->getOperand(1).getReg();
|
unsigned TargetReg = I->getOperand(1).getReg();
|
||||||
|
|
||||||
// addu $ra, $v0, $zero
|
// addu $ra, $v0, $zero
|
||||||
// addu $sp, $sp, $v1
|
// addu $sp, $sp, $v1
|
||||||
// jr $ra
|
// jr $ra (via RetRA)
|
||||||
if (TM.getRelocationModel() == Reloc::PIC_)
|
if (TM.getRelocationModel() == Reloc::PIC_)
|
||||||
BuildMI(MBB, I, I->getDebugLoc(), TM.getInstrInfo()->get(ADDU), T9)
|
BuildMI(MBB, I, I->getDebugLoc(), TM.getInstrInfo()->get(ADDU), T9)
|
||||||
.addReg(TargetReg).addReg(ZERO);
|
.addReg(TargetReg).addReg(ZERO);
|
||||||
@ -609,7 +613,7 @@ void MipsSEInstrInfo::expandEhReturn(MachineBasicBlock &MBB,
|
|||||||
.addReg(TargetReg).addReg(ZERO);
|
.addReg(TargetReg).addReg(ZERO);
|
||||||
BuildMI(MBB, I, I->getDebugLoc(), TM.getInstrInfo()->get(ADDU), SP)
|
BuildMI(MBB, I, I->getDebugLoc(), TM.getInstrInfo()->get(ADDU), SP)
|
||||||
.addReg(SP).addReg(OffsetReg);
|
.addReg(SP).addReg(OffsetReg);
|
||||||
BuildMI(MBB, I, I->getDebugLoc(), TM.getInstrInfo()->get(JR)).addReg(RA);
|
expandRetRA(MBB, I);
|
||||||
}
|
}
|
||||||
|
|
||||||
const MipsInstrInfo *llvm::createMipsSEInstrInfo(MipsTargetMachine &TM) {
|
const MipsInstrInfo *llvm::createMipsSEInstrInfo(MipsTargetMachine &TM) {
|
||||||
|
@ -81,8 +81,7 @@ public:
|
|||||||
private:
|
private:
|
||||||
unsigned getAnalyzableBrOpc(unsigned Opc) const override;
|
unsigned getAnalyzableBrOpc(unsigned Opc) const override;
|
||||||
|
|
||||||
void expandRetRA(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
|
void expandRetRA(MachineBasicBlock &MBB, MachineBasicBlock::iterator I) const;
|
||||||
unsigned Opc) const;
|
|
||||||
|
|
||||||
std::pair<bool, bool> compareOpndSize(unsigned Opc,
|
std::pair<bool, bool> compareOpndSize(unsigned Opc,
|
||||||
const MachineFunction &MF) const;
|
const MachineFunction &MF) const;
|
||||||
|
@ -1,4 +1,6 @@
|
|||||||
; RUN: llc -march=mipsel -mcpu=mips32 < %s | FileCheck %s
|
; RUN: llc -march=mipsel -mcpu=mips32 -asm-show-inst < %s | FileCheck %s -check-prefix=CHECK -check-prefix=NOT-R6
|
||||||
|
; RUN: llc -march=mipsel -mcpu=mips32r2 -asm-show-inst < %s | FileCheck %s -check-prefix=CHECK -check-prefix=NOT-R6
|
||||||
|
; RUN: llc -march=mipsel -mcpu=mips32r6 -asm-show-inst < %s | FileCheck %s -check-prefix=CHECK -check-prefix=R6
|
||||||
|
|
||||||
declare void @llvm.eh.return.i32(i32, i8*)
|
declare void @llvm.eh.return.i32(i32, i8*)
|
||||||
declare void @foo(...)
|
declare void @foo(...)
|
||||||
@ -9,7 +11,7 @@ entry:
|
|||||||
call void @llvm.eh.return.i32(i32 %offset, i8* %handler)
|
call void @llvm.eh.return.i32(i32 %offset, i8* %handler)
|
||||||
unreachable
|
unreachable
|
||||||
|
|
||||||
; CHECK: f1
|
; CHECK: f1:
|
||||||
; CHECK: addiu $sp, $sp, -[[spoffset:[0-9]+]]
|
; CHECK: addiu $sp, $sp, -[[spoffset:[0-9]+]]
|
||||||
|
|
||||||
; check that $a0-$a3 are saved on stack.
|
; check that $a0-$a3 are saved on stack.
|
||||||
@ -41,7 +43,8 @@ entry:
|
|||||||
; CHECK: addiu $sp, $sp, [[spoffset]]
|
; CHECK: addiu $sp, $sp, [[spoffset]]
|
||||||
; CHECK: move $25, $2
|
; CHECK: move $25, $2
|
||||||
; CHECK: move $ra, $2
|
; CHECK: move $ra, $2
|
||||||
; CHECK: jr $ra
|
; NOT-R6: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
; CHECK: addu $sp, $sp, $3
|
; CHECK: addu $sp, $sp, $3
|
||||||
}
|
}
|
||||||
|
|
||||||
@ -50,7 +53,7 @@ entry:
|
|||||||
call void @llvm.eh.return.i32(i32 %offset, i8* %handler)
|
call void @llvm.eh.return.i32(i32 %offset, i8* %handler)
|
||||||
unreachable
|
unreachable
|
||||||
|
|
||||||
; CHECK: f2
|
; CHECK: f2:
|
||||||
; CHECK: addiu $sp, $sp, -[[spoffset:[0-9]+]]
|
; CHECK: addiu $sp, $sp, -[[spoffset:[0-9]+]]
|
||||||
|
|
||||||
; check that $a0-$a3 are saved on stack.
|
; check that $a0-$a3 are saved on stack.
|
||||||
@ -80,6 +83,7 @@ entry:
|
|||||||
; CHECK: addiu $sp, $sp, [[spoffset]]
|
; CHECK: addiu $sp, $sp, [[spoffset]]
|
||||||
; CHECK: move $25, $2
|
; CHECK: move $25, $2
|
||||||
; CHECK: move $ra, $2
|
; CHECK: move $ra, $2
|
||||||
; CHECK: jr $ra
|
; NOT-R6: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
; CHECK: addu $sp, $sp, $3
|
; CHECK: addu $sp, $sp, $3
|
||||||
}
|
}
|
||||||
|
@ -1,5 +1,7 @@
|
|||||||
; RUN: llc -march=mips64el -mcpu=mips4 < %s | FileCheck %s
|
; RUN: llc -march=mips64el -mcpu=mips4 -asm-show-inst < %s | FileCheck %s -check-prefix=CHECK -check-prefix=NOT-R6
|
||||||
; RUN: llc -march=mips64el -mcpu=mips64 < %s | FileCheck %s
|
; RUN: llc -march=mips64el -mcpu=mips64 -asm-show-inst < %s | FileCheck %s -check-prefix=CHECK -check-prefix=NOT-R6
|
||||||
|
; RUN: llc -march=mips64el -mcpu=mips64r2 -asm-show-inst < %s | FileCheck %s -check-prefix=CHECK -check-prefix=NOT-R6
|
||||||
|
; RUN: llc -march=mips64el -mcpu=mips64r6 -asm-show-inst < %s | FileCheck %s -check-prefix=CHECK -check-prefix=R6
|
||||||
|
|
||||||
declare void @llvm.eh.return.i64(i64, i8*)
|
declare void @llvm.eh.return.i64(i64, i8*)
|
||||||
declare void @foo(...)
|
declare void @foo(...)
|
||||||
@ -10,7 +12,7 @@ entry:
|
|||||||
call void @llvm.eh.return.i64(i64 %offset, i8* %handler)
|
call void @llvm.eh.return.i64(i64 %offset, i8* %handler)
|
||||||
unreachable
|
unreachable
|
||||||
|
|
||||||
; CHECK: f1
|
; CHECK: f1:
|
||||||
; CHECK: daddiu $sp, $sp, -[[spoffset:[0-9]+]]
|
; CHECK: daddiu $sp, $sp, -[[spoffset:[0-9]+]]
|
||||||
|
|
||||||
; check that $a0-$a3 are saved on stack.
|
; check that $a0-$a3 are saved on stack.
|
||||||
@ -42,9 +44,9 @@ entry:
|
|||||||
; CHECK: daddiu $sp, $sp, [[spoffset]]
|
; CHECK: daddiu $sp, $sp, [[spoffset]]
|
||||||
; CHECK: move $25, $2
|
; CHECK: move $25, $2
|
||||||
; CHECK: move $ra, $2
|
; CHECK: move $ra, $2
|
||||||
; CHECK: jr $ra
|
; NOT-R6: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
; CHECK: daddu $sp, $sp, $3
|
; CHECK: daddu $sp, $sp, $3
|
||||||
|
|
||||||
}
|
}
|
||||||
|
|
||||||
define void @f2(i64 %offset, i8* %handler) {
|
define void @f2(i64 %offset, i8* %handler) {
|
||||||
@ -52,7 +54,7 @@ entry:
|
|||||||
call void @llvm.eh.return.i64(i64 %offset, i8* %handler)
|
call void @llvm.eh.return.i64(i64 %offset, i8* %handler)
|
||||||
unreachable
|
unreachable
|
||||||
|
|
||||||
; CHECK: f2
|
; CHECK: f2:
|
||||||
; CHECK: .cfi_startproc
|
; CHECK: .cfi_startproc
|
||||||
; CHECK: daddiu $sp, $sp, -[[spoffset:[0-9]+]]
|
; CHECK: daddiu $sp, $sp, -[[spoffset:[0-9]+]]
|
||||||
; CHECK: .cfi_def_cfa_offset [[spoffset]]
|
; CHECK: .cfi_def_cfa_offset [[spoffset]]
|
||||||
@ -84,7 +86,8 @@ entry:
|
|||||||
; CHECK: daddiu $sp, $sp, [[spoffset]]
|
; CHECK: daddiu $sp, $sp, [[spoffset]]
|
||||||
; CHECK: move $25, $2
|
; CHECK: move $25, $2
|
||||||
; CHECK: move $ra, $2
|
; CHECK: move $ra, $2
|
||||||
; CHECK: jr $ra
|
; NOT-R6: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
; CHECK: daddu $sp, $sp, $3
|
; CHECK: daddu $sp, $sp, $3
|
||||||
; CHECK: .cfi_endproc
|
; CHECK: .cfi_endproc
|
||||||
}
|
}
|
||||||
|
@ -4,67 +4,94 @@
|
|||||||
; test constant generation here.
|
; test constant generation here.
|
||||||
;
|
;
|
||||||
; We'll test pointer returns in a separate file since the relocation model
|
; We'll test pointer returns in a separate file since the relocation model
|
||||||
; affects it.
|
; affects it and it's undesirable to repeat the non-pointer returns for each
|
||||||
|
; relocation model.
|
||||||
|
|
||||||
; RUN: llc -march=mips -mcpu=mips32 < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR32 -check-prefix=NO-MTHC1
|
; RUN: llc -march=mips -mcpu=mips32 -asm-show-inst < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR32 -check-prefix=NO-MTHC1 -check-prefix=NOT-R6
|
||||||
; RUN: llc -march=mips -mcpu=mips32r2 < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR32 -check-prefix=MTHC1
|
; RUN: llc -march=mips -mcpu=mips32r2 -asm-show-inst < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR32 -check-prefix=MTHC1 -check-prefix=NOT-R6
|
||||||
; RUN: llc -march=mips64 -mcpu=mips4 < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR64 -check-prefix=DMTC1
|
; RUN: llc -march=mips -mcpu=mips32r6 -asm-show-inst < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR32 -check-prefix=MTHC1 -check-prefix=R6
|
||||||
; RUN: llc -march=mips64 -mcpu=mips64 < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR64 -check-prefix=DMTC1
|
; RUN: llc -march=mips64 -mcpu=mips4 -asm-show-inst < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR64 -check-prefix=DMTC1 -check-prefix=NOT-R6
|
||||||
; RUN: llc -march=mips64 -mcpu=mips64r2 < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR64 -check-prefix=DMTC1
|
; RUN: llc -march=mips64 -mcpu=mips64 -asm-show-inst < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR64 -check-prefix=DMTC1 -check-prefix=NOT-R6
|
||||||
|
; RUN: llc -march=mips64 -mcpu=mips64r2 -asm-show-inst < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR64 -check-prefix=DMTC1 -check-prefix=NOT-R6
|
||||||
|
; RUN: llc -march=mips64 -mcpu=mips64r6 -asm-show-inst < %s | FileCheck %s -check-prefix=ALL -check-prefix=GPR64 -check-prefix=DMTC1 -check-prefix=R6
|
||||||
|
|
||||||
define void @ret_void() {
|
define void @ret_void() {
|
||||||
; ALL-LABEL: ret_void:
|
; ALL-LABEL: ret_void:
|
||||||
; ALL: jr $ra
|
|
||||||
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret void
|
ret void
|
||||||
}
|
}
|
||||||
|
|
||||||
define i8 @ret_i8() {
|
define i8 @ret_i8() {
|
||||||
; ALL-LABEL: ret_i8:
|
; ALL-LABEL: ret_i8:
|
||||||
; ALL-DAG: jr $ra
|
|
||||||
; ALL-DAG: addiu $2, $zero, 3
|
; ALL-DAG: addiu $2, $zero, 3
|
||||||
|
|
||||||
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i8 3
|
ret i8 3
|
||||||
}
|
}
|
||||||
|
|
||||||
define i16 @ret_i16_3() {
|
define i16 @ret_i16_3() {
|
||||||
; ALL-LABEL: ret_i16_3:
|
; ALL-LABEL: ret_i16_3:
|
||||||
; ALL-DAG: jr $ra
|
|
||||||
; ALL-DAG: addiu $2, $zero, 3
|
; ALL-DAG: addiu $2, $zero, 3
|
||||||
|
|
||||||
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i16 3
|
ret i16 3
|
||||||
}
|
}
|
||||||
|
|
||||||
define i16 @ret_i16_256() {
|
define i16 @ret_i16_256() {
|
||||||
; ALL-LABEL: ret_i16_256:
|
; ALL-LABEL: ret_i16_256:
|
||||||
; ALL-DAG: jr $ra
|
|
||||||
; ALL-DAG: addiu $2, $zero, 256
|
; ALL-DAG: addiu $2, $zero, 256
|
||||||
|
|
||||||
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i16 256
|
ret i16 256
|
||||||
}
|
}
|
||||||
|
|
||||||
define i16 @ret_i16_257() {
|
define i16 @ret_i16_257() {
|
||||||
; ALL-LABEL: ret_i16_257:
|
; ALL-LABEL: ret_i16_257:
|
||||||
; ALL-DAG: jr $ra
|
|
||||||
; ALL-DAG: addiu $2, $zero, 257
|
; ALL-DAG: addiu $2, $zero, 257
|
||||||
|
|
||||||
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i16 257
|
ret i16 257
|
||||||
}
|
}
|
||||||
|
|
||||||
define i32 @ret_i32_257() {
|
define i32 @ret_i32_257() {
|
||||||
; ALL-LABEL: ret_i32_257:
|
; ALL-LABEL: ret_i32_257:
|
||||||
; ALL-DAG: jr $ra
|
|
||||||
; ALL-DAG: addiu $2, $zero, 257
|
; ALL-DAG: addiu $2, $zero, 257
|
||||||
|
|
||||||
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i32 257
|
ret i32 257
|
||||||
}
|
}
|
||||||
|
|
||||||
define i32 @ret_i32_65536() {
|
define i32 @ret_i32_65536() {
|
||||||
; ALL-LABEL: ret_i32_65536:
|
; ALL-LABEL: ret_i32_65536:
|
||||||
; ALL-DAG: jr $ra
|
|
||||||
; ALL-DAG: lui $2, 1
|
; ALL-DAG: lui $2, 1
|
||||||
|
|
||||||
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i32 65536
|
ret i32 65536
|
||||||
}
|
}
|
||||||
|
|
||||||
define i32 @ret_i32_65537() {
|
define i32 @ret_i32_65537() {
|
||||||
; ALL-LABEL: ret_i32_65537:
|
; ALL-LABEL: ret_i32_65537:
|
||||||
; ALL: lui $[[T0:[0-9]+]], 1
|
; ALL: lui $[[T0:[0-9]+]], 1
|
||||||
; ALL-DAG: jr $ra
|
|
||||||
; ALL-DAG: ori $2, $[[T0]], 1
|
; ALL-DAG: ori $2, $[[T0]], 1
|
||||||
|
|
||||||
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i32 65537
|
ret i32 65537
|
||||||
}
|
}
|
||||||
|
|
||||||
@ -77,7 +104,9 @@ define i64 @ret_i64_65537() {
|
|||||||
|
|
||||||
; GPR64-DAG: daddiu $2, $[[T0]], 1
|
; GPR64-DAG: daddiu $2, $[[T0]], 1
|
||||||
|
|
||||||
; ALL-DAG: jr $ra
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i64 65537
|
ret i64 65537
|
||||||
}
|
}
|
||||||
|
|
||||||
@ -91,7 +120,9 @@ define i64 @ret_i64_281479271677952() {
|
|||||||
; GPR64-DAG: daddiu $[[T1:[0-9]+]], $[[T0]], 1
|
; GPR64-DAG: daddiu $[[T1:[0-9]+]], $[[T0]], 1
|
||||||
; GPR64-DAG: dsll $2, $[[T1]], 32
|
; GPR64-DAG: dsll $2, $[[T1]], 32
|
||||||
|
|
||||||
; ALL-DAG: jr $ra
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i64 281479271677952
|
ret i64 281479271677952
|
||||||
}
|
}
|
||||||
|
|
||||||
@ -108,11 +139,12 @@ define i64 @ret_i64_281479271809026() {
|
|||||||
; GPR64-DAG: dsll $[[T1:[0-9]+]], $[[T0]], 17
|
; GPR64-DAG: dsll $[[T1:[0-9]+]], $[[T0]], 17
|
||||||
; GPR64-DAG: daddiu $2, $[[T1]], 2
|
; GPR64-DAG: daddiu $2, $[[T1]], 2
|
||||||
|
|
||||||
; ALL-DAG: jr $ra
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret i64 281479271809026
|
ret i64 281479271809026
|
||||||
}
|
}
|
||||||
|
|
||||||
; TODO: f32
|
|
||||||
define float @ret_float_0x0() {
|
define float @ret_float_0x0() {
|
||||||
; ALL-LABEL: ret_float_0x0:
|
; ALL-LABEL: ret_float_0x0:
|
||||||
|
|
||||||
@ -122,7 +154,9 @@ define float @ret_float_0x0() {
|
|||||||
|
|
||||||
; DMTC-DAG: dmtc1 $zero, $f0
|
; DMTC-DAG: dmtc1 $zero, $f0
|
||||||
|
|
||||||
; ALL-DAG: jr $ra
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret float 0x0000000000000000
|
ret float 0x0000000000000000
|
||||||
}
|
}
|
||||||
|
|
||||||
@ -133,7 +167,8 @@ define float @ret_float_0x3() {
|
|||||||
; O32-DAG: lwc1 $f0, %lo($CPI
|
; O32-DAG: lwc1 $f0, %lo($CPI
|
||||||
; N64-DAG: lwc1 $f0, %got_ofst($CPI
|
; N64-DAG: lwc1 $f0, %got_ofst($CPI
|
||||||
|
|
||||||
; ALL-DAG: jr $ra
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
; float constants are written as double constants
|
; float constants are written as double constants
|
||||||
ret float 0x36b8000000000000
|
ret float 0x36b8000000000000
|
||||||
@ -150,7 +185,9 @@ define double @ret_double_0x0() {
|
|||||||
|
|
||||||
; DMTC-DAG: dmtc1 $zero, $f0
|
; DMTC-DAG: dmtc1 $zero, $f0
|
||||||
|
|
||||||
; ALL-DAG: jr $ra
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret double 0x0000000000000000
|
ret double 0x0000000000000000
|
||||||
}
|
}
|
||||||
|
|
||||||
@ -161,6 +198,8 @@ define double @ret_double_0x3() {
|
|||||||
; O32-DAG: ldc1 $f0, %lo($CPI
|
; O32-DAG: ldc1 $f0, %lo($CPI
|
||||||
; N64-DAG: ldc1 $f0, %got_ofst($CPI
|
; N64-DAG: ldc1 $f0, %got_ofst($CPI
|
||||||
|
|
||||||
; ALL-DAG: jr $ra
|
; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR
|
||||||
|
; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR
|
||||||
|
|
||||||
ret double 0x0000000000000003
|
ret double 0x0000000000000003
|
||||||
}
|
}
|
||||||
|
Loading…
Reference in New Issue
Block a user