mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-25 13:24:46 +00:00
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
Essentially the same as the GEP change in r230786. A similar migration script can be used to update test cases, though a few more test case improvements/changes were required this time around: (r229269-r229278) import fileinput import sys import re pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)") for line in sys.stdin: sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line)) Reviewers: rafael, dexonsmith, grosser Differential Revision: http://reviews.llvm.org/D7649 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -8,7 +8,7 @@ define void @f1(i64 %lhs, i16 *%src, i64 *%dst) {
|
||||
; CHECK-LABEL: f1:
|
||||
; CHECK: cgh %r2, 0(%r3)
|
||||
; CHECK: br %r14
|
||||
%half = load i16 *%src
|
||||
%half = load i16 , i16 *%src
|
||||
%rhs = sext i16 %half to i64
|
||||
%cond = icmp slt i64 %lhs, %rhs
|
||||
%res = select i1 %cond, i64 100, i64 200
|
||||
@@ -22,7 +22,7 @@ define void @f2(i64 %lhs, i16 *%src, i64 *%dst) {
|
||||
; CHECK: cgh %r2, 524286(%r3)
|
||||
; CHECK: br %r14
|
||||
%ptr = getelementptr i16, i16 *%src, i64 262143
|
||||
%half = load i16 *%ptr
|
||||
%half = load i16 , i16 *%ptr
|
||||
%rhs = sext i16 %half to i64
|
||||
%cond = icmp slt i64 %lhs, %rhs
|
||||
%res = select i1 %cond, i64 100, i64 200
|
||||
@@ -38,7 +38,7 @@ define void @f3(i64 %lhs, i16 *%src, i64 *%dst) {
|
||||
; CHECK: cgh %r2, 0(%r3)
|
||||
; CHECK: br %r14
|
||||
%ptr = getelementptr i16, i16 *%src, i64 262144
|
||||
%half = load i16 *%ptr
|
||||
%half = load i16 , i16 *%ptr
|
||||
%rhs = sext i16 %half to i64
|
||||
%cond = icmp slt i64 %lhs, %rhs
|
||||
%res = select i1 %cond, i64 100, i64 200
|
||||
@@ -52,7 +52,7 @@ define void @f4(i64 %lhs, i16 *%src, i64 *%dst) {
|
||||
; CHECK: cgh %r2, -2(%r3)
|
||||
; CHECK: br %r14
|
||||
%ptr = getelementptr i16, i16 *%src, i64 -1
|
||||
%half = load i16 *%ptr
|
||||
%half = load i16 , i16 *%ptr
|
||||
%rhs = sext i16 %half to i64
|
||||
%cond = icmp slt i64 %lhs, %rhs
|
||||
%res = select i1 %cond, i64 100, i64 200
|
||||
@@ -66,7 +66,7 @@ define void @f5(i64 %lhs, i16 *%src, i64 *%dst) {
|
||||
; CHECK: cgh %r2, -524288(%r3)
|
||||
; CHECK: br %r14
|
||||
%ptr = getelementptr i16, i16 *%src, i64 -262144
|
||||
%half = load i16 *%ptr
|
||||
%half = load i16 , i16 *%ptr
|
||||
%rhs = sext i16 %half to i64
|
||||
%cond = icmp slt i64 %lhs, %rhs
|
||||
%res = select i1 %cond, i64 100, i64 200
|
||||
@@ -82,7 +82,7 @@ define void @f6(i64 %lhs, i16 *%src, i64 *%dst) {
|
||||
; CHECK: cgh %r2, 0(%r3)
|
||||
; CHECK: br %r14
|
||||
%ptr = getelementptr i16, i16 *%src, i64 -262145
|
||||
%half = load i16 *%ptr
|
||||
%half = load i16 , i16 *%ptr
|
||||
%rhs = sext i16 %half to i64
|
||||
%cond = icmp slt i64 %lhs, %rhs
|
||||
%res = select i1 %cond, i64 100, i64 200
|
||||
@@ -98,7 +98,7 @@ define void @f7(i64 %lhs, i64 %base, i64 %index, i64 *%dst) {
|
||||
%add1 = add i64 %base, %index
|
||||
%add2 = add i64 %add1, 4096
|
||||
%ptr = inttoptr i64 %add2 to i16 *
|
||||
%half = load i16 *%ptr
|
||||
%half = load i16 , i16 *%ptr
|
||||
%rhs = sext i16 %half to i64
|
||||
%cond = icmp slt i64 %lhs, %rhs
|
||||
%res = select i1 %cond, i64 100, i64 200
|
||||
@@ -113,7 +113,7 @@ define double @f8(double %a, double %b, i64 %rhs, i16 *%src) {
|
||||
; CHECK-NEXT: jh {{\.L.*}}
|
||||
; CHECK: ldr %f0, %f2
|
||||
; CHECK: br %r14
|
||||
%half = load i16 *%src
|
||||
%half = load i16 , i16 *%src
|
||||
%lhs = sext i16 %half to i64
|
||||
%cond = icmp slt i64 %lhs, %rhs
|
||||
%res = select i1 %cond, double %a, double %b
|
||||
|
Reference in New Issue
Block a user