6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-25 13:24:46 +00:00
Code Issues Projects Releases Wiki Activity

Implement BR_CC and BRTWOWAY_CC. This allows the removal of a rather nasty

Browse Source 
fixme from the PowerPC backend.  Emit slightly better code for legalizing
select_cc.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22805 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman
2005-08-16 19:49:35 +00:00
parent f3e133a35f
commit 7cbd525ba8
11 changed files with 182 additions and 30 deletions
Download Patch File Download Diff File Expand all files Collapse all files

25
lib/Target/PowerPC/PPCISelPattern.cpp
View File

@@ -713,22 +713,11 @@ unsigned ISel::SelectAddr(SDOperand N, unsigned& Reg, int& offset)
void ISel::SelectBranchCC(SDOperand N)
{
MachineBasicBlock *Dest =
cast<BasicBlockSDNode>(N.getOperand(2))->getBasicBlock();
cast<BasicBlockSDNode>(N.getOperand(4))->getBasicBlock();
Select(N.getOperand(0)); //chain
// FIXME: Until we have Branch_CC and Branch_Twoway_CC, we're going to have to
// Fake it up by hand by checking to see if op 1 is a SetCC, or a boolean.
unsigned CCReg;
ISD::CondCode CC;
SDOperand Cond = N.getOperand(1);
if (Cond.getOpcode() == ISD::SETCC) {
CC = cast<CondCodeSDNode>(Cond.getOperand(2))->get();
CCReg = SelectCC(Cond.getOperand(0), Cond.getOperand(1), CC);
} else {
CC = ISD::SETNE;
CCReg = SelectCC(Cond, ISelDAG->getConstant(0, Cond.getValueType()), CC);
}
ISD::CondCode CC = cast<CondCodeSDNode>(N.getOperand(1))->get();
unsigned CCReg = SelectCC(N.getOperand(2), N.getOperand(3), CC);
unsigned Opc = getBCCForSetCC(CC);
// Iterate to the next basic block
@@ -739,9 +728,9 @@ void ISel::SelectBranchCC(SDOperand N)
// and build a PowerPC branch pseudo-op, suitable for long branch conversion
// if necessary by the branch selection pass. Otherwise, emit a standard
// conditional branch.
if (N.getOpcode() == ISD::BRCONDTWOWAY) {
if (N.getOpcode() == ISD::BRTWOWAY_CC) {
MachineBasicBlock *Fallthrough =
cast<BasicBlockSDNode>(N.getOperand(3))->getBasicBlock();
cast<BasicBlockSDNode>(N.getOperand(5))->getBasicBlock();
if (Dest != It) {
BuildMI(BB, PPC::COND_BRANCH, 4).addReg(CCReg).addImm(Opc)
.addMBB(Dest).addMBB(Fallthrough);
@@ -1882,8 +1871,8 @@ void ISel::Select(SDOperand N) {
BuildMI(BB, PPC::B, 1).addMBB(Dest);
return;
}
case ISD::BRCOND:
case ISD::BRCONDTWOWAY:
case ISD::BR_CC:
case ISD::BRTWOWAY_CC:
SelectBranchCC(N);
return;
case ISD::CopyToReg: