6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 04:30:12 +00:00
Code Issues Projects Releases Wiki Activity

Put repeated empty pattern into the AQI instruction class.

Browse Source 
We could almost use a multiclass for the signed/unsigned instructions, but
there are only 6 of them so I guess it's not worth it.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@96297 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bob Wilson 2010-02-15 23:43:47 +00:00
parent f76de0011f
commit 7dc9747e89
1 changed files with 19 additions and 49 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

68
lib/Target/ARM/ARMInstrInfo.td
View File

@ -1361,60 +1361,30 @@ def : ARMPat<(add GPR:$src, so_imm_neg:$imm),
// Saturating adds/subtracts -- for disassembly only // Saturating adds/subtracts -- for disassembly only
// GPR:$dst = GPR:$a op GPR:$b // GPR:$dst = GPR:$a op GPR:$b
class AQI<bits<8> op27_20, bits<4> op7_4, string opc, list<dag> pattern> class AQI<bits<8> op27_20, bits<4> op7_4, string opc>
: AI<(outs GPR:$dst), (ins GPR:$a, GPR:$b), DPFrm, IIC_iALUr, : AI<(outs GPR:$dst), (ins GPR:$a, GPR:$b), DPFrm, IIC_iALUr,
opc, "\t$dst, $a, $b", pattern> { opc, "\t$dst, $a, $b",
[/* For disassembly only; pattern left blank */]> {
let Inst{27-20} = op27_20; let Inst{27-20} = op27_20;
let Inst{7-4} = op7_4; let Inst{7-4} = op7_4;
} }
def QADD : AQI<0b00010000, 0b0101, "qadd", def QADD : AQI<0b00010000, 0b0101, "qadd">;
[/* For disassembly only; pattern left blank */]>; def QADD16 : AQI<0b01100010, 0b0001, "qadd16">;
def QADD8 : AQI<0b01100010, 0b1001, "qadd8">;
def QADD16 : AQI<0b01100010, 0b0001, "qadd16", def QASX : AQI<0b01100010, 0b0011, "qasx">;
[/* For disassembly only; pattern left blank */]>; def QDADD : AQI<0b00010100, 0b0101, "qdadd">;
def QDSUB : AQI<0b00010110, 0b0101, "qdsub">;
def QADD8 : AQI<0b01100010, 0b1001, "qadd8", def QSAX : AQI<0b01100010, 0b0101, "qsax">;
[/* For disassembly only; pattern left blank */]>; def QSUB : AQI<0b00010010, 0b0101, "qsub">;
def QSUB16 : AQI<0b01100010, 0b0111, "qsub16">;
def QASX : AQI<0b01100010, 0b0011, "qasx", def QSUB8 : AQI<0b01100010, 0b1111, "qsub8">;
[/* For disassembly only; pattern left blank */]>; def UQADD16 : AQI<0b01100110, 0b0001, "uqadd16">;
def UQADD8 : AQI<0b01100110, 0b1001, "uqadd8">;
def QDADD : AQI<0b00010100, 0b0101, "qdadd", def UQASX : AQI<0b01100110, 0b0011, "uqasx">;
[/* For disassembly only; pattern left blank */]>; def UQSAX : AQI<0b01100110, 0b0101, "uqsax">;
def UQSUB16 : AQI<0b01100110, 0b0111, "uqsub16">;
def QDSUB : AQI<0b00010110, 0b0101, "qdsub", def UQSUB8 : AQI<0b01100110, 0b1111, "uqsub8">;
[/* For disassembly only; pattern left blank */]>;
def QSAX : AQI<0b01100010, 0b0101, "qsax",
[/* For disassembly only; pattern left blank */]>;
def QSUB : AQI<0b00010010, 0b0101, "qsub",
[/* For disassembly only; pattern left blank */]>;
def QSUB16 : AQI<0b01100010, 0b0111, "qsub16",
[/* For disassembly only; pattern left blank */]>;
def QSUB8 : AQI<0b01100010, 0b1111, "qsub8",
[/* For disassembly only; pattern left blank */]>;
def UQADD16 : AQI<0b01100110, 0b0001, "uqadd16",
[/* For disassembly only; pattern left blank */]>;
def UQADD8 : AQI<0b01100110, 0b1001, "uqadd8",
[/* For disassembly only; pattern left blank */]>;
def UQASX : AQI<0b01100110, 0b0011, "uqasx",
[/* For disassembly only; pattern left blank */]>;
def UQSAX : AQI<0b01100110, 0b0101, "uqsax",
[/* For disassembly only; pattern left blank */]>;
def UQSUB16 : AQI<0b01100110, 0b0111, "uqsub16",
[/* For disassembly only; pattern left blank */]>;
def UQSUB8 : AQI<0b01100110, 0b1111, "uqsub8",
[/* For disassembly only; pattern left blank */]>;
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Bitwise Instructions. // Bitwise Instructions.