6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-15 22:28:18 +00:00
Code Issues Projects Releases Wiki Activity

Fix unsigned char->ppcf128 conversion.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@59150 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dale Johannesen
2008-11-12 18:38:44 +00:00
parent 2d9716f7bf
commit 7e298ed379
1 changed files with 8 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp
View File

@@ -919,17 +919,22 @@ void DAGTypeLegalizer::ExpandFloatRes_XINT_TO_FP(SDNode *N, SDValue &Lo,
MVT NVT = TLI.getTypeToTransformTo(VT); MVT NVT = TLI.getTypeToTransformTo(VT);
SDValue Src = N->getOperand(0); SDValue Src = N->getOperand(0);
MVT SrcVT = Src.getValueType(); MVT SrcVT = Src.getValueType();
bool isSigned = N->getOpcode() == ISD::SINT_TO_FP;
// First do an SINT_TO_FP, whether the original was signed or unsigned. // First do an SINT_TO_FP, whether the original was signed or unsigned.
// When promoting partial word types to i32 we must honor the signedness,
// though.
if (SrcVT.bitsLE(MVT::i32)) { if (SrcVT.bitsLE(MVT::i32)) {
// The integer can be represented exactly in an f64. // The integer can be represented exactly in an f64.
Src = DAG.getNode(ISD::SIGN_EXTEND, MVT::i32, Src); Src = DAG.getNode(isSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND,
MVT::i32, Src);
Lo = DAG.getConstantFP(APFloat(APInt(NVT.getSizeInBits(), 0)), NVT); Lo = DAG.getConstantFP(APFloat(APInt(NVT.getSizeInBits(), 0)), NVT);
Hi = DAG.getNode(ISD::SINT_TO_FP, NVT, Src); Hi = DAG.getNode(ISD::SINT_TO_FP, NVT, Src);
} else { } else {
RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL; RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL;
if (SrcVT.bitsLE(MVT::i64)) { if (SrcVT.bitsLE(MVT::i64)) {
Src = DAG.getNode(ISD::SIGN_EXTEND, MVT::i64, Src); Src = DAG.getNode(isSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND,
MVT::i64, Src);
LC = RTLIB::SINTTOFP_I64_PPCF128; LC = RTLIB::SINTTOFP_I64_PPCF128;
} else if (SrcVT.bitsLE(MVT::i128)) { } else if (SrcVT.bitsLE(MVT::i128)) {
Src = DAG.getNode(ISD::SIGN_EXTEND, MVT::i128, Src); Src = DAG.getNode(ISD::SIGN_EXTEND, MVT::i128, Src);
@@ -943,7 +948,7 @@ void DAGTypeLegalizer::ExpandFloatRes_XINT_TO_FP(SDNode *N, SDValue &Lo,
Lo = Hi.getOperand(0); Hi = Hi.getOperand(1); Lo = Hi.getOperand(0); Hi = Hi.getOperand(1);
} }
if (N->getOpcode() == ISD::SINT_TO_FP) if (isSigned)
return; return;
// Unsigned - fix up the SINT_TO_FP value just calculated. // Unsigned - fix up the SINT_TO_FP value just calculated.