6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-20 14:29:27 +00:00
Code Issues Projects Releases Wiki Activity

Add an optional argument to PromoteMemToReg

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@16346 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2004-09-15 01:02:30 +00:00
parent 8b20217feb
commit 7f820b157d
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
include/llvm/Transforms/Utils/PromoteMemToReg.h
View File

@ -23,6 +23,7 @@ class AllocaInst;
class DominatorTree; class DominatorTree;
class DominanceFrontier; class DominanceFrontier;
class TargetData; class TargetData;
class AliasSetTracker;
/// isAllocaPromotable - Return true if this alloca is legal for promotion. /// isAllocaPromotable - Return true if this alloca is legal for promotion.
/// This is true if there are only loads and stores to the alloca... /// This is true if there are only loads and stores to the alloca...
@ -34,9 +35,12 @@ bool isAllocaPromotable(const AllocaInst *AI, const TargetData &TD);
/// use of DominanceFrontier information. This function does not modify the CFG /// use of DominanceFrontier information. This function does not modify the CFG
/// of the function at all. All allocas must be from the same function. /// of the function at all. All allocas must be from the same function.
/// ///
/// If AST is specified, the specified tracker is updated to reflect changes
/// made to the IR.
///
void PromoteMemToReg(const std::vector<AllocaInst*> &Allocas, void PromoteMemToReg(const std::vector<AllocaInst*> &Allocas,
DominatorTree &DT, DominanceFrontier &DF, DominatorTree &DT, DominanceFrontier &DF,
const TargetData &TD); const TargetData &TD, AliasSetTracker *AST = 0);
} // End llvm namespace } // End llvm namespace